



**Calhoun: The NPS Institutional Archive** 

**DSpace Repository** 

Theses and Dissertations

1. Thesis and Dissertation Collection, all items

1972-06

### Interactive logic laboratory

Johnson, Robert Lee, Jr.

http://hdl.handle.net/10945/16196

This publication is a work of the U.S. Government as defined in Title 17, United States Code, Section 101. Copyright protection is not available for this work in the United States.

Downloaded from NPS Archive: Calhoun



Calhoun is the Naval Postgraduate School's public access digital repository for research materials and institutional publications created by the NPS community. Calhoun is named for Professor of Mathematics Guy K. Calhoun, NPS's first appointed -- and published -- scholarly author.

> Dudley Knox Library / Naval Postgraduate School 411 Dyer Road / 1 University Circle Monterey, California USA 93943

http://www.nps.edu/library

#### INTERACTIVE LOGIC LABORATORY

Robert Lee Johnson



# NAVAL POSTGRADUATE SCHOOL

## Monterey, California



### THESIS

INTERACTIVE LOGIC LABORATORY

bν

Robert Lee Johnson, Jr.

Thesis Advisor:

George A. Rahe

June 1972



#### INTERACTIVE LOGIC LABORATORY

by

Robert Lee Johnson, Jr.
Lieutenant, United States Navy
B.S., Naval Postgraduate School, 1971

Submitted in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE IN COMPUTER SCIENCE

from the



#### ABSTRACT

This thesis documents an investigation into the use of a computer graphics terminal to demonstrate the basic concepts of logical design. The areas of computer-assisted instruction, computer graphics, and computer-aided design are reviewed prior to the discussion of the creation of the INTERACTIVE LOGIC LABORATORY. The program is implemented on the Adage Graphics Terminal - 10 (AGT-10) of the Naval Postgraduate School Computer Laboratory.

The main emphasis of the program discussion is on the degree of interaction achieved by the program and its possible use as a learning aid for students of basic logical design courses. A bipartite graph is used to depict the network topology of the logic circuit and the program is quite successful in the simulation of simple logic circuits.



#### TABLE OF CONTENTS

I.	INTRODUCTION (Interactive Logic Laboratory)		
II.	BACKGROUND		
	Α.	EDUCATIONAL AIDS	8
	В.	SUMMARY OF PREVIOUS RESEARCH	9
		1. Computer-Aided Design	10
		2. Circuit Design Programs	12
		3. CIRCAL: On-Line Circuit Design	13
		4. Computer-Assisted Instruction	14
		5. Basic Logical Design	16
III.	PRO	GRAM IMPLEMENTATION	18
	Α.	COMPUTER SELECTION	18
	В.	FLOW-OF-CONTROL	20
	С.	DATA STRUCTURE	21
	D.	MAIN PROGRAM ROUTINES	24
		1. Define Mode	25
		2. Connect Mode	27
		3. Analysis Mode	28
		a. Circuit Analysis	29
		b. User Input	33
		c. Circuit Response	34
IV.	PROGRAM EVALUATION		38
	Α.	SAMPLE TERMINAL SESSION	38
	В.	RESULTS	44
	C.	EXTENSIONS	45
	D.	RECOMMENDATIONS AND CONCLUSIONS	16



APPENDIX A	47
COMPUTER PROGRAM	50
LIST OF REFERENCES	124
INITIAL DISTRIBUTION LIST	126
FORM DD 1473	127



#### I. INTRODUCTION

The value of laboratory work has long been recognized in the physical sciences. This most important adjunct to the learning process has both the demonstrative power of presenting classroom concepts in a real-world setting as well as allowing the student to learn by doing. The experience gained by actual experimentation in the laboratory serves the dual purpose of aiding the learning process and preparing the student for more rigorous research in later work.

If Alfred North Whitehead's triad of learning -- a stage of romance, a state of precision, a stage of generalization [ref. 1] - is accepted, the value of the laboratory becomes particularly evident. Thought-provoking demonstrations, quite easily presented in the laboratory environment, aid immensely in arousing student interest in a topic. The ability for precise analysis can be developed by student experimentation. Thus leading to a lesser reliance on previously learned specifics, a better understanding of the fundamental concept and the ability to extrapolate to its implication.

The value of laboratory experience is also well appreciated in the computer sciences as evidenced by the huge investment institutions of higher learning have made in computer facilities, both for actual research and student experimentation. For instance, a dual-processor IBM Model 360-67 is installed at the Naval Postgraduate School and this facility is utilized for both administrative work as well as extensive student and faculty research. Another computer facility implemented at the school is a hybrid computer comprised of an XDS-9300 processor



interfaced with a Comcor CI-5000 analog computer and two Adage (AGT-10) Graphics terminals.

It is impossible for a student at the Naval Postgraduate School to complete any of the various courses of study without some degree of exposure to one of these computation facilities. Yet, none of these computer installations is currently adapted for demonstration and experimentation in one of the most basic areas of computer science - logical design. Various logic demonstrators have been marketed, in fact the Comcor CI-5000 has the capability of being used as a logic demonstrator. However, the use of this analog computer for demonstration of basic logic design concepts has not been explored due to the high cost associated with this implementation.

The lack of adequate laboratory facilities in a basic logical design course has been apparent to several of the members of the faculty at the Naval Postgraduate School. Various approaches to the problem have been tried. One professor assigned work on the CDC-160 which involved using that machine's bit manipulative capabilities, both logical and arithmetic, to simulate the various logical operations discussed in class. A more extensive effort to implement a meaningful laboratory environment for basic logical design consisted of a computer program written for the IBM-360 which performed detailed digital machine simulation at the bit-handling level through control unit level. This program [ref. 2] was designed to provide the student with an operating model of the digital computer capable of both demonstrating computer operations and allowing realistic experiments in logical design.

While the program was a significant improvement over any previous laboratory capability, it still was lacking in one important respect -- the simulation of a hardware - oriented subject was done using software.



The published article recognized "The need for an early course introducing the digital computer as a hardware system." [2] Yet student programming ability in a higher level language was presupposed as a requirement for use of the digital machine simulation program.

With this background it was desired to use existing facilities at the Naval Postgraduate School to investigate the implementation of a meaningful instructional vehicle for presenting the basic concepts of logical design which did not require student programming ability in a higher-level language. The criteria by which the effectiveness of the implementation would be measured were:

- 1) The ability of the program to clearly demonstrate, in familiar terms, the basic concepts of logical design.
- 2) The ability of the program to allow for student experimentation.
- 3) Ability of the program to be utilized by a large number of students with minimal instruction and minimal interference with other computer users.

Thus the problem consisted of investigating the various requirements of such a program, determining a suitable set of equipment for implementation, and finally creating such a program to demonstrate the feasibility of the concept. The intent of this thesis was not to actually implement the program at the classroom level, but to investigate the construction of such a program in sufficient depth to allow subsequent extension of the concepts considered in the thesis to a general classroom implementation.



#### II. BACKGROUND

#### A. EDUCATIONAL AIDS

Many different educational aids have been developed and marketed over the past few years. The teaching aids committee of The American Society for Engineering Education (ASEE) was established to review and recommend various educational aids to institutions of higher learning. In doing so, they established definitions of various types of educational aids which were considered pertinent to this study. In particular, they subsumed the general term "educational aid" into the more comprehensive categories of teaching aids, learning aids and training aids.

Of special importance to this project was the ASEE definition of a learning aid as "a device that helps in the understanding of a fundamental of engineering or science and which creates within the student a desire to pose and solve a problem by an application of the fundamental involved."

Of the three categories defined, the committee stressed most heavily the importance of learning aids in the educational process, stating in part:

"The old adage, 'Experience is the best teacher' might be rephrased thus, 'Experience is the best way to learn.' All of the experimental evidence from educational psychology tends to substantiate this concept... student participation, either purely mental or a combination of physical and mental, is the key to successful efficient learning."

Hence in the construction of the proposed educational aid, it was mandatory that it permit direct student experience in the actual design



of computer logic circuits. This would most profitably be done within a framework that would enable the student to construct a logic circuit in familiar form using standard symbology. Further experience would be obtained by allowing student control of the inputs to the constructed circuit and observation of the responses of the circuit to these inputs. The major emphasis being on <u>student control</u> of variables and analysis of results.

#### B. SUMMARY OF PREVIOUS RESEARCH

The above requirements posed by an investigation of the basic considerations in the design of an effective educational aid when considered together with the requirement for clarity and ease of use indicated a graphical approach to the problem. The expression, "One picture is worth a thousand words" has been used (almost too) extensively to characterize the value of graphical display, but nonetheless underscores the impact of this means of presenting information. Additionally, the requirements for student interaction with and control of the learning aid strongly suggested that it could best be constructed by using a digital computer with graphical input and output capability. The computer would be programmed to accept and display student inputs, perform analysis on these inputs, and display the results of the student's circuit design efforts.

Hence the fields of computer graphics in general and computer-aided design in particular were investigated as a prelude to construction of the program. The term, "computer graphics," has been defined [ref. 3] as that set of computer techniques and applications wherein data is either presented or accepted by a computer in graphical form. "Computer-aided design" (CAD) as the name implies, specifies the use of a



computer as an assistant in the design of some entity. While computer graphics is a general enough term to encompass all computer systems using graphical display, computer-aided design usually implies a significant degree of man-computer interaction in the symbiotic relationship perceived by Licklider [ref. 4]. The designer specifies his ideas to the computer in graphical form, uses the computer's significant computational ability to perform some analysis of the design, possibly modifying the design for re-analysis. While the purpose of the proposed program did not include its specific use as a design aid for actually fabricating logic circuits, it was felt that the computer-aided design approach would be most successful in exposing the student to design concepts as applied to logic circuits.

#### 1. Computer-Aided Design (CAD)

Early research in the field of computer-aided design centered at the Massachusetts Institute of Technology. Professor Steven A. Coons of the mechanical engineering department at that institution published a paper in the early 1960's outlining the requirements for a computer-aided design (CAD) system [ref. 5]. The paper traced CAD development from its genesis in the Automatic Programmed Tool System to the level of sophistication displayed by Sutherland's SKETCHPAD [ref. 6].

In examination of the design process itself, Coons saw "a few engineers performing highly creative tasks at the beginning, coupled with a very large number of draftsmen and technicians, who perform relatively uncreative tasks over a fairly long period of time." [5] He further envisioned that this process could be vastly improved by using a computer with a graphical capability to accept, interpret, and remember shape descriptive information. Additionally, the computer system



must have the ability to perform the mathematical analysis necessary to evaluate the design with respect to predetermined objectives.

In support of his vision of improvement in the design process by computer, Coons enumerated several CAD system benefits:

- Emphasis on interaction and inter-communication between design users.
- 2) Dynamic display of time-varying systems.
- 3) Use of more accurate mathematical models, allowed by increased computational power.
- 4) Exponential design rate, with subelements of design saved by computer.
- 5) Use of the same basic structure by different design disciplines.

No discussion of computer graphics or computer-aided design would be complete without reference to the pioneering work of I. E. Sutherland, also at MIT. The SKETCHPAD system [6] was the first to demonstrate the effective use of an interactive display console to accept inputs and display outputs in graphical form and control the sequence of program execution. Sutherland's program was built around a powerful data structure which allowed for representation of display elements, labeling of various parts of the display with alphanumerics, and representation of display topology. Analysis was accomplished in the program by the use of mathematical conditions (called "constraints,") on parts of the drawing. The addition of design constraints as well as geometrical constraints gave SKETCHPAD a significant design capability, although at the time of publication, Sutherland's program had not demonstrated the ability to design electrical circuits.



#### 2. Circuit Design Programs

The view of the nature of the problem as a logic circuit design task indicated a review of extant computer programs constructed for this purpose. Some examples of user-oriented circuit analysis programs reviewed were Electronic Circuit Analysis Program (ECAP) [ref. 7] and Continuous Systems Modeling Program (CSMP) [ref. 8] both IBM circuit analysis applications. Also investigated were Automated Engineering Design of Networks (AEDNET) [ref. 9] and Circuit Analysis (CIRCAL) [ref. 10] by J. Katzenelson and M. L. Dertouzos respectively of MIT. Of most pertinence to the construction of the logic demonstrator was Dertouzos's paper, "Introduction to On-Line Circuit Design." [ref. 11].

In this paper, Dertouzos characterized on-line circuit design as a design dialog with short interaction delays. He further listed various requirements which must be met if the implementation of a circuit design program is to be truly interactive. These include:

- 1) An editing requirement to accomplish inputting of information such as network description, element description, variable values, etc.
- 2) An <u>output</u> requirement to convert computer generated information into a form suitable for transmission to the user.
- 3) A <u>definitional</u> requirement to enable users to build subelements of a circuit design to be used in later more complex circuits.
- 4) An <u>informational</u> requirement to provide the system with necessary control information to execute the program.
- 5) A <u>diagnostic</u> requirement to enable the user to discover mistakes in his use of the program or design.



In reference 11, Dertouzos also discussed in detail the internal structure of on-line programs for circuit design emphasizing the need for storing of information and insuring proper information flow between various program segments. The importance of a comprehensive data structure capable of representing the topology of the network was presented along with the benefits of such a data structure. These include:

- 1) Efficient use of storage.
- 2) Efficient application of algorithms.
- 3) Use of operators which are independent of the size and structure of stored information.
- 4) Efficient representation and processing of recursive constructs.

The analysis portion of a typical on-line circuit design program was considered in light of the requirements for interaction, such as premature termination of the analysis by the designer or changes in the course of the analysis designated by the designer. The nature of the on-line approach to circuit design was shown to be an adaptive type of process as opposed to one with predetermined structure.

#### 3. Circal: An On-Line Circuit Design Program

The above requirements for a circuit design program were met in the CIRCAL program implemented at MIT by Dertouzos [10]. Several facets of the program applied directly to the development of the proposed logical design program. The program itself had three distinct versions (CIRCAL-0, CIRCAL-1, CIRCAL-2), each capable of handling an increasingly complex electrical network. The program operated on-line on a modified IBM 7094 under the Project MAC system using either graphical or teletype modes. Of special interest were the use of a grid mesh, superimposed on



the display, with the restriction that circuit elements could lie only on the grid intersections. Connection of individual circuit elements was done using analysis of typewritten commands.

In consideration of the interactional requirements listed above, the program was structured into three main segments. These were:

- 1) A DEFINE mode for circuit elements and waveforms.
- 2) An <u>INPUT/EDIT</u> mode for forming or changing network connections and specifying element values.
- 3) A TEST/OUTPUT mode for observing response of the designed circuit to the specified inputs.

Consideration was given to the importance of the data structure and analysis methods in the overall effectiveness of the system. Also of importance was the observation that "the 'input/edit' and 'define' functions of any on-line circuit design system are in principle independent of the methods used for network analysis." [10].

#### 4. Computer-Assisted Instruction (CAI)

In view of the didactic nature of the proposed program, an investigation of the field of computer-assisted instruction was deemed appropriate. Computer-assisted instruction evolved from the concept of programmed instruction first articulated by S. L. Pressey at Ohio State University in the 1920's. This learner-centered method of instruction presents new information to the student in the form of incremental steps with constant review and testing to reinforce learning. The method did not earn general acceptance until the need for reinforcement in learning was underscored by the research of B. F. Skinner at Harvard University in the middle 1950's. [ref. 12].



- G. M. and L. C. Silvern [ref. 13] listed the criteria governing programmed instruction which are now generally accepted as:
  - Instruction is provided without the presence of a human instructor.
  - 2) The learner progresses at his own rate (conventional group instruction, films, television and other fixed-format media do not satisfy this criterion.)
  - 3) Instruction is presented in small incremental steps requiring frequent response by the learner.
  - 4) There is a participative, overt interaction or two-way communication between learner and instructional program.
  - 5) Learner receives immediate feedback informing him of his progress.
  - 6) Reinforcement is used to strengthen learning.

Although the methods of programmed instruction were unusually well suited for computer implementation, their appearance before the general availability of computers to educational institutions lead to initial textual implementation. The original structure of a programmed instructional text was essentially linear in nature. The student was presented an increment of information then tested on the concept involved. If the student responded incorrectly, he was given a simplified and expanded version of the same information and allowed to proceed. More advanced programmed instruction methods soon developed with a branching structure capable of allowing brighter students to progress at a faster rate and tailoring the remedial information to the mistaken response given.



Computer-assisted instruction then implies the implementation of programmed instructional concepts on a digital computer. The interaction, feedback, and reinforcement specified above make an interactive graphical approach especially well suited to computer-assisted instruction.

#### 5. Basic Logical Design

By far, the oldest area of interest to the proposed project was that of logical design. In 1854 George Boole, an English mathematician, published his classic book: An Investigation of the Laws of Thought on Which Are Founded the Mathematical Theory of Logic and Probabilities. Proceeding from his basic investigation of classical logic, Boole derived a "logical algebra" which today bears his name.

The ability of boolean algebra to adequately describe the behavior of relay switching circuits was first recognized by C. W. Shannon, also of MIT. In his Masters Thesis: "A Symbolic Analysis of Relay and Switching Circuits," [ref. 14] Shannon showed that any circuit consisting of combinations of switches and relays could be represented by a set of mathematical expressions. He further showed that these expressions were exactly equivalent to the algebra derived by Boole in the field of symbolic logic. Thus boolean algebra finds much application in the design of digital computer systems composed of storage elements and their associated circuitry for switching from one state to another.

Boolean algebra differs from ordinary algebra in some fundamental ways. As in ordinary algebra, letters are used as terms in boolean expressions but their meaning is different. Boolean variables can take on only two distinct values (usually represented by the binary numbers 0 and 1). Thus boolean variables are useful for depicting the existence



or non-existence of a given condition, such as a switch being open or closed or a statement being true or false. Boolean functions may be formed by using a number of different operators. However, all of these operators are derivable from sets of primitive boolean operators. One commonly known set consists of intersection (AND), union (OR), and negation (NOT).

At the basic level taught in an introductory course, logical design involves the use of boolean primitives to describe information flow in a digital computer. Additionally, since a digital computer is a finite state machine, information storage requirements must be considered. Temporary storage (registers) or permanent storage (core) is accomplished in a computer by some type of bi-stable device. For design applications, register storage is usually of most interest and is accomplished by means of a flip-flop (bi-stable multivibrator).

Implicit in the assumption of a binary storage element is the ability for this element to be able to change state. Hence the value of Shannon's thesis is the ability to describe the conditions necessary for the switching of element states in boolean terms. The types of flip-flops thought to be of most application in a basic logical design course were the clear-set flip-flop, clear-set-trigger flip-flop and J-K flip-flop. State diagrams for these various flip-flops as well as truth-table representations of the boolean primitives AND and OR are found in the Appendix.



# III. PROGRAM IMPLEMENTATION

### A. COMPUTER SELECTION

With the above background information reviewed and under the assumption that an interactive learning aid for the design of basic computer circuits would be of value in the instruction of Naval Postgraduate School students, the actual construction of the program began. Of primary concern was the selection of the computer installation upon which to implement the program. Prior statements emphasizing the need for interaction and graphical display inherent in the problem narrowed the choice to the Xerox Data Systems 9300/Adage Graphics Terminal - 10 (AGT-10) system in the Naval Postgraduate School Computer Laboratory. It was felt that in achieving "minimal interference with other computer users", the logic design program would be best implemented on the AGT-10 system using this system's "stand alone" capability.

The main consideration in the selection of this computer facility was the significant ability of the Adage Graphics terminal to be programmed for an interactive instructional application. The graphical display capability of this equipment, coupled with the interfaced user communication devices provided an ideal research vehicle for this computer graphics task. However, this is not proposed as a cost-effective way to build a learning aid.

A large, fast processor (XDS 9300) capable of accepting higher level language programs, tied to a separate smaller computer (AGT-10) responsible for the graphical display was a concept used in many of the circuit design implementations cited above. However, in view of the



program's proposed use as a learning aid, it was felt the increased availability of the program to potential users offered by "stand alone" implementation would be of value in earning student acceptance of the program.

The "stand alone" capability of the AGT-10 is available by virtue of the fact that the Adage graphics unit has its own processor. The graphics facility provided by the AGT-10 system is comprised of a high speed, high precision vector generator with cathode ray tube (CRT) display [ref. 15]. The CRT has a 12 by 12 inch display area, with a smaller area of high resolution. A stroke-type character generator is also available for CRT display of alphanumerics. The graphics console of the AGT system has additional devices incorporated which facilitate graphical communication with the user. Devices of special interest to this program were the function switch box, light pen and alphanumeric keyboard.

The DPR-2 Digital PRocessor associated with the Adage Graphics

Terminal system is a general purpose digital computer with extensive

transfer logic and addressing capabilities. The processor has a 30 bit

word length, memory cycle time of two microseconds and 8 K memory size.

Additional random-access memory is provided by the DMS-2 Disk Memory

Subsystem.

The main software support for the AGT-10 system is the Adage Extendable Program Translator (ADEPT). ADEPT is an open-ended string substitution macro translator capable of producing relocatable machine language code. Two passes of the source language (ATEXT) are made to allow unlimited forward references to symbolic addresses. Other features of the ADEPT translator are:



- 1) Automatic definition of location symbols.
- 2) Parameter assignment statements.
- 3) Macro nesting capability.
- 4) Conditional translator capability.
- 5) Definite and indefinite repeat statements.

A unique feature of ADEPT allows definition of "action operators" in addition to those already present in the ADEPT translator; thus allowing the programmer to extend the language to his own needs.

# B. FLOW - OF - CONTROL

Preliminary to the actual coding of the program in the ADEPT language, a consideration of overall program flow of control and data structure was undertaken. It was decided to divide the program into three main modes (as in CIRCAL). These were DEFINE, CONNECT, and ANALYZE. Student specification of the circuit, selection of analysis, and observation of circuit response to specified input values would be accomplished within this main framework. In addition, a brief instructional mode would be provided within which the student would be shown necessary information to operate the program. A more expanded instructional mode would display various basic logic circuits with inputs specified and outputs displayed with instructive comments. Program flow of control would allow the student to specify various inputs to a particular circuit and observe its response, change the circuit structure by addition or deletion of circuit elements, or change the interconnection of these elements. The instructional modes would be capable of selection from any point in the program and were intended to be comprehensive enough to allow the student to operate the program without any additional instruction.



### C. DATA STRUCTURE

Of upmost concern at the outset was the selection of a data structure which was sufficiently powerful to represent the display structure and topological structure of a logic circuit, yet was capable of straightforward implementation at the relatively low programming level of the ADEPT language. In most of the circuit analysis programs reviewed, the data structure used was some type of ring structure, involving a complex system of pointers. The complete ring structure requires having pointers from each data item to the preceeding and following item. Unlike a list, the structure is closed by also having pointers between the first and last data items. The inherent advantages of this type of structure are ease in searching for data items and the ability to represent multidimensional concepts wherein one data item is a member of more than one ring. Connectivity relations, set membership, and terminal node identifications are especially well represented in this manner. This concept was implemented by Sutherland in his "generic" data structure which grouped elements of the drawing by common properties [6].

While the ring data structure has these circuits representation benefits, it also creates implementation problems in an assembly level language such as ADEPT. In order to handle the more sophisticated structure, many primitive operations on the structure itself must be programmed at the machine level whereas this is not a requirement if a higher level language is used [ref. 16].

Much recent work in the area of computer data structures has preceded from the basic foundations of graph theory. Robin Williams

[ref. 17] has shown the advantages of the graph theory approach to preserve the relationships and logical associations that exist among data



items in a computer program. One such approach involves the use of a bipartite graph. The bipartite graph consisting of two distinct types of vertices (in this case inputs and outputs) is especially well suited for representation of logic circuits. This graph has been defined [ref. 18] as one whose vertices can be partitioned into two disjoint sets in such a way that every edge has its first end point in one set of vertices and the other end point in the remaining vertex set.




FIGURE 1

A Bipartite Graph

The circuit representation advantage offered by this approach to the data structure is that each gate may be considered as the intersection of two distinct types of pointers. Thus, the circuit is completely represented at each element by a set of pointers for inputs and one for outputs.






FIGURE 2

Graph Theory and Data Structure Representation of an Arbitary Circuit Element

Another benefit of this method of representing circuits is that it does not pose a limit on the number of inputs or outputs which may be connected to any specific gate.




FIGURE 3

AND Gate with n Inputs

It was decided to use the bipartite graph method of circuit representation in the computer program. However, the problem of depicting this structure at the ADEPT level remained. Thus an older means of representing data structure was implemented involving establishment of table structures in contiguous areas of memory. Since the number of circuit nodes the program was designed to handle was limited, these tables could be made a fixed length. Pointer structure was implemented



at the table level in that the head item in a data table pointed to the last item and vice versa, but internal pointers within each table were not present. These were represented by the contiguity of the table. The pointers representing the edges of the bipartite graph were placed in these tables as were the X,Y coordinates representing circuit element location.

This model of the topology of the circuit consisting of direct access data sets in fixed length blocks has several benefits. It is extremely economic in its use of storage, data access time is short and the capacity of the tables can be easily increased. An additional benefit brought to light by this implementation is that display tables can be "preloaded" with display control instructions. This is especially important in the display of character information for establishing size, brightness, and italics control information.

### D. MAIN PROGRAM ROUTINES

The INTERACTIVE LOGIC LABORATORY is composed of five distinct ADEPT programs designed to accomplish the objectives discussed above. The separate relocatable versions of these programs are linked together at execution time along with system routines FIN (for checking function switches) and AMRMX (for teletype interface). The five programs are hierarchically related as follows: The main program called LIL is responsible for displaying all of the user-entered and program-generated information. LIL calls four subordinate routines: LOGMM, CONCT, ANALR and INTRO based on the output of the user's light pen. LIL enables this instrument for "hits" on the text words DEFINE, CONNECT, ANALYZE and INTRODUCTION and branches to the appropriate subprogram. Thus, LIL is also responsible for the overall flow of control as specified by the user.



# 1. Define Mode

The ADEPT program LOGMM accomplishes the circuit element definition objective. LOGMM creates the display of the logic circuit by allowing the user to draw AND gates, OR gates, inverters and flip-flops on a 5 by 5 grid displayed on the CRT. (Only the intersections of the grid which represent possible circuit node locations are drawn as dots). A "menu" of available circuit elements is displayed at the bottom of the presentation and each menu item is labeled with the appropriate function switch which will cause a copy of that element to be drawn.



FIGURE 4
"Menu" Display

Actual circuit construction is accomplished by the user with the light pen. This instrument is used to select the dot where the circuit element is desired. Selection is indicated by the appearance of a square cursor around the dot. Depressing one of the appropriately labeled function switches chosen from the menu causes an instance of that circuit element to be entered into the programs display table called TBLO.






FIGURE 5

Entering Circuit Elements in DEFINE Mode

X and Y display coordinates are entered into the display table along with types of gate in the following format:




FIGURE 6
TBLO Table Entry

The top entry in the TBLO Table is a pointer to the last entry in the table. The end-of-list bit (abbreviated EOL above) is not used. The gate types are entered according to the following table:



000--not used 001--AND gate 010--OR gate 011--inverter 100--clear-set flip-flop 101--toggle flip-flop 110--J-K flip flop 111--not used

#### TABLE 1

# Gate Types Entered in TBLO

Removal of a circuit element is accomplished by selecting an existing element with the light pen (a similar cursor indication notifies user of selection). This is accomplished by removing the erased entry from the TBLO table and moving all subsequent TBLO entries up one location. The pointer to the last entry is adjusted to point to the new last entry in the table. Upon exit the program returns to the main display mode.

# 2. Connect Mode

The program CONCT establishes the topological structure of the circuit. Its major function is to build the display table for the connecting lines between circuit elements previously entered in the DEFINE mode. Function switches are implemented in this mode for moving the cursor and for drawing lines to represent the circuit connections. The created lines are entered into a display data set called DATA1 and refreshed continually. Additional function switches allow the user to select any point on the screen to which he has previously moved the cursor. The points may be selected in the ordered entered (select forward) or in reverse order (select backward). This feature aids the user in "hooking" a line for subsequent erasure from the data set or in positioning the cursor exactly on a point previously moved to or drawn.



Terminal connections of the circuit are drawn in the usual schematic manner. Data entered in DATA1 table is of the same format as the normal 30-bit Adage display word.




FIGURE 7

DATA1 Table Entry

The end-of-list bit (EOL) is present to one in all table entries. The remaining bits in the DATA1 table are zeroed. When the user enters a "move" or "draw" command via the function switches in the CONNECT mode the display coordinates of the cursor are stored in the next DATA1 entry. The EOL bit is cleared and the move-draw bit (abbreviated M/D above) is set if the command was a "draw". When this information is displayed, the presence of an end-of-list bit following the last DATA1 entry is assured. The DATA1 data set thus is drawn as one contiguous set of display commands.

# 3. Analysis Mode

The program ANALR performs analysis of the drawn circuit in two ways. Upon entering ANALR for the first time, the display tables of circuit elements created in the DEFINE mode and circuit connections entered in CONNECT are examined to determine the topology of the network.

This is accomplished by creating a bipartite graph with circuit element inputs and outputs considered as the vertices of the graph and pointers representing edges. The results of this analysis are stored in



other memory tables to be used subsequently in calculating circuit response to specified inputs.

# a. Circuit Analysis

The topological analysis rests on this assumption: Any circuit element (or terminal node) which is connected to another element will have a line (or lines) representing this connection in the data set created in CONCT.

Thus, the first analysis task is to determine the end points of the connections entered. This is done by searching the DATA1 table for an instance of a "move" entry. The assumption is made that this "move" entry indicates the user is about to draw a sequence of lines representing a circuit connection. The significance of the "move" entry is that the X,Y position of the "move" will be the location of the initial point of the connection. Hence the X,Y position identified as a "move" is placed into a table called RAWBK. The succeeding DATA1 entries are searched until the next "move" entry is found indicating a new connection sequence has begun. The X,Y position of the immediately preceeding entry in the table is then recorded as the termination of the connection established by the original "move". This X,Y position is then entered into the next position in the RAWBK table. The above process continues until the entire DATA1 table has been searched. Special care is exercised to ensure that extraneous moves inadvertently entered by the user, or erased entries do not affect the extraction of topologically correct line end points.



DATA1 bit				bit	RAWBK	bit	;	bit	
0	1 Ա				29	0	14		29
display	X1	0	display	Ϋ́	0	display		display Y1	0
	X2	0	11	Y2	II	display	X4 0	display Y4	1
"	X3	0	11	¥3	1	display	X5 0	display Y5	0
display		0	display	Y4		display	Xn 0	display Yn	1
display	X5	0	display	Y5	0	0 0	0 0	0 0 0 0	
•	•	0	•	•	1				
•	•	0	•	•	11				
•	•	0	•	•	1				
display	Xn	0	display	Yn	11				
0 0	0 0		0 0	0 0					
0 0	0 0		0 0	0 0					

FIGURE 8

Relationship of DATA1 and RAWBK Data Tables

The format of the entries in the RAWBK table is exactly the same as that of DATA1. The difference is that the RAWBK table contains only those entries in DATA1 which represent the end points of connections. Thus the RAWBK table is a compression of the topological information contained in the DATA1 display table.

Once the RAWBK table has been built, the basic information required for topological analysis of the circuit is present. The actual construction of the bipartite graph begins by establishing a circuit scanning loop. In this loop, each column of the grid is searched proceeding from the left to the right side of the CRT. This is done assigning an X coordinate value to the variable "level" which will be greater than any X value of a circuit termination point connected to a circuit element in that column of the grid. However, the "level" value is less than the X value of an entry in the next grid column.

All termination points entered in RAWBK which have X values to the left of this level will be mapped into one of three tables. If the display coordinates of a termination point fall within the limits



which allow a point to be connected to a gate, a determination is made whether this point should be considered as an input or output to this element. This decision is based on the side of the gate to which the point is connected. If a RAWBK entry falls within the X,Y constraints and is an input, a corresponding entry is made in the BAND (Basic ANalysis Data) table. Outputs are similarly entered into the BANDO (Basic ANalysis Data, Outputs).





FIGURE 9

BAND Table Entry



BANDO Table Entry

The field labeled \* above represents a three bit value corresponding to the height of this input (or output) on the gate. This information must be extracted for use in the analysis of sequential elements.

Any RAWBK entry whose X value is to the left of the level value but does not map into a circuit element is placed in the unresolved (URD) table. (Note that all circuit inputs and outputs will generate an URD entry as one of the end points of each of these lines is not connected to a gate). The form of the unresolved data (URD) table is the same as that of RAWBK: An X,Y display coordinate value. The coordinates entered into Inputs/Outputs table (BAND/BANDO) are compressed to allow room in



the word for the gate type and connection pointer determined by this phase of ANALR. The X,Y coordinate values entered are the two most significant (Octal) digits of the display coordinate of the circuit element entries in the TBLO table. This was done because the X,Y values of the defined entries in TBLO are fixed by grid position whereas the RAWBK X (and Y) entries can vary significantly depending on the width (or height) of the circuit element. Four digits representing X,Y position together with one digit representing the type of gate are thus extracted from the TBLO entry and packed into one half word of the Inputs/Outputs table. The pointer half word contains the RAWBK address of the other end point of this connection. To make explicit the bipartite graph implication of the pointer, a BAND entry has its pointer in the lower half word (telling where this input goes) and BANDO entry pointers are in the upper half word (telling where this output comes from).

In addition to the URD (Unresolved) table, which contains the display coordinates of inputs and outputs in a full 30 bit word, the unresolved entries in RAWBK are used to create another table called "Un-Resolved Inputs/outputs" (URI). Each entry in the URI table consists of two pointers. The pointer in the top half word designates the display coordinates of this unresolved entry (i.e. a pointer into the URD table). The lower half word is a pointer to the memory location in the ANSW (answers) table reserved for the actual binary value of the input (or output) which will be specified (or calculated) later in the program. This table is required to enable user specified inputs to be placed into the proper ANSW (answer) location. Complete topological analysis is thus attained by repeating the above procedure for each grid column.



bit				
0		15		29
	display coordinate		answer location	
	(pointer to RAWBK)		(pointer to ANSW)	
	(15 bits)		(15 bits)	

#### FIGURE 11

# URI Table Entry

# b. User Input

The entire connection analysis outlined above is transparent to the user. After its completion, ANALR (Analysis Program) automatically enters a specification phase. Two additional kinds of information are needed before circuit response can be calculated. The first of these is the labeling of terminal nodes of the circuit with up to 3 alphanumeric characters to enable a logic equation representing the circuit to be constructed. Once nodes have been labeled, actual binary inputs are accepted for each input preparatory to calculating circuit response. The node labeling phase is especially important because this is where the user will be notified of an improper circuit connection if one exists. Any entry (not a circuit input or output) which was not properly connected by CONCT will be pointed out for labeling. Hence, if the program asks for a label where the user can see that one is not required, the circuit must be re-connected.

The user is allowed to label the circuit with up to three alphanumeric characters at each circuit input and output. These characters are accepted and processed by ANALR (Analysis Program) and converted into display form for subsequent drawing on the cathode ray tube by LIL (main display mode). In order to do this, a foreground/back-ground type of operation is set up between LIL and ANALR which allows



the continual display of already entered circuit information while waiting for teletype inputs of alphanumerics for subsequent display. The binary values input to the circuit are then accepted and processed in a similar manner. All character display information is stored in one of two tables: CTAB for label display data and NTAB for value display data. The structure of each of the tables is exactly the same.

b	oit					
	0	7	14	15 21	22	29
			Ε			E
	size	AN1	0	AN2	AN3	0
	(7 bits)	(7 bits)	L	(7 bits)	(7 bits)	L

FIGURE 12
CTAB/NTAB Table Entry

The abbreviation AN above is for Alphanumeric character field, capable of storing one ASCII (American Standard Code for Information Interchange) code display character.

# c. Circuit Response

The response of the circuit to specified inputs is then determined. Another table called ANSW is reserved in memory for holding the binary numbers input, and output values at any point in the circuit. Data representing both is indexed into this table by the last two digits of the RAWBK pointer in the corresponding BAND or BANDO entry, thus guaranteeing a unique storage address for each input and output value.






FIGURE 13

### ANSW Table Entry

Another table reserved in memory is FFDT (Flip-Flop Data Table). This table is actually built upon exit from the DEFINE mode. One entry is made in this table for each flip-flop entered in DEFINE. The format of the entries is the same as the standard Adage display word: A 14 bit display X value, a 14 bit display Y value and end-of-list bits in bits 14 and 29 of the display word. The EOL bit in bit position 14 is used as an undefined flag (as in ANSW above). The EOL at bit position 29 contains the current state of the flip-flop: (set-1, reset-0). The undefined flag will be set when the state of the flip-flop cannot be calculated from current inputs.

Actual response calculation is done using a memory stack. The STACK is loaded from the top down with the binary values from ANSW which represent the inputs to the gate being simulated. A subroutine call is made to one of six subroutines to simulate the response of the circuit element to these inputs. The subroutine call is based on the gate type Table 1].

The subroutine operates on all the stack values and places the binary result on top of the stack. Upon return to the main analysis program, this value is stored into the appropriate memory location in ANSW (answers). If the circuit element being simulated is a flip-flop some additional work must be done. Before the call to the appropriate



from the FFDT (Flip-Flop Data Table). This is stored at the location STACK-1 and is used to calculate the response of the flip-flop to the current input based on the last state. Upon return from the subroutine the current state of the flip-flop is entered into the appropriate FFDT location.

Circuit response calculation is carried out from left to right according to the following algorithm.

- 1) Locate the first (or next) circuit element in the BAND table.
- 2) Find the binary value in ANSW (specified by this BAND entry) and load this value into the stack.
- 3) Find all other inputs to this gate in BAND and load their values into the stack.
- 4) Calculate response of this gate by a jump to the appropriate subroutine as specified by type of gate.
- 5) Locate each instance of this gate in the output (BANDO) table and stuff the calculated value into the ANSW address specified by this entry.
- 6) If this is the last circuit element stop, if not go to step 1.

Once the response of the complete circuit has been calculated, the answers must be displayed to the user. This is done by converting the binary value in each location in ANSW corresponding to a circuit output into display form and entering it into the number display table.



After displaying the results of the calculation ANALR returns to the "INPUT VALUES" mode to allow the circuit to be tested with other input values. A new circuit may be constructed (or the current one modified) by leaving the analysis mode via the "MODE EXIT" function switch.



## IV. PROGRAM EVALUATION

### A. SAMPLE TERMINAL SESSION

The following computer session is documented at an example of 'nt abilities of the program to design logic circuits. The objective of the session was to design a half-adder according to the logic expression  $\overline{A}.B + A.\overline{B}$ , the exclusive-or representation of a half-adder circuit. All of the following photographs were taken from the CRT. Upon program intiation the main display mode was entered resulting in the following display:



FIGURE 11

### Initial Command Presentation

Selection of INTRODUCTION would display to the user a comprehensive explanation of the program and how to use it.

In this example case the DEFINE mode was selected with the light pen and the basic circuit elements of the half-adder were entered. It was desired to design the half-adder according to the above mentioned exclusive-or representation, hence two inverters, two AND gates and an OR gate were entered as shown by the following display in the DEFINE mode:






FIGURE 15
DEFINE Mode Display

After exiting the DEFINE mode (which created the above display) via the function switches the CONNECT mode was selected from the command menu of the main display mode. Connections were then established by moving the cursor with the appropriate function switches. A typical CONNECT view is shown in the following scope photograph:






FIGURE 16

CONNECT Mode Display

The circuit was then completely connected and ANALYZE was selected after exit from the CONNECT mode to the main display mode. Initial selection of this mode causes the program to extract the topological information contained in the circuit and build the appropriate tables as discussed above. The following display signifies to the user that the program is ready for labeling of the circuit terminals and the subsequent specification of binary input values:





FIGURE 17
ANALYSIS Mode--Alphanumeric Input Phase





PIGORES (O

ANALYSIS Mode--Numeric Input Phase

As previously mentioned any circuit element whose connection is not properly specified upon initial entry into this phase of the program will be pointed out for labeling. When the labeling process is completed the program automatically enters the response calculation mode, wherein the user's binary teletype inputs are accepted and processed for each circuit input. The appropriate routines are called to simulate the circuit and the result of the response calculation is converted into display form and is shown for this particular circuit in the following picture:






FIGURE 19

ANALYSIS Mode--Display of Response

At this point the user can go back to the main program via "mode exit" function switch or can retest the circuit with new binary inputs by depressing function switch five ("reset"). This function switch will cause the program to return to the "INPUT VALUES" display shown previously.

The following sequence of CRT photographs shows the response of a set-toggle-reset flip-flop to various binary inputs. The flip-flop is reset initially as indicated by the zero value displayed at its output terminals.






FIGURE 20

# Flip-Flop Analysis(1)

A pulse applied to the set terminal causes the flip-flop to change to the "set" state (Lower left flip-flop).

Two subsequent toggle inputs change the flip-flop's value appropriately (Middle and upper right flip-flops).




FIGURE 21
Flip-Flop Analysis(2)



A reset pulse clears the flip-flop to zero (Lower left flip-flop).

Finally the flip-flop's response to an illegal combination of inputs is shown.

### B. RESULTS

At the current stage of program development the INTERACTIVE LOGIC LABORATORY has demonstrated significant ability to enable the user to create and analyze basic logic circuits. The program has not yet been used by beginning students in logical design. However, several features of the implementation should allow its eventual use as an adjunct to the classroom instruction received in the "Logical Design of Digital Computers" course (CS-3200) taught at the Naval Postgraduate School.

- 1) Although no generally accepted set of symbols exists for representing logic elements, the symbols used are universally identifiable since the specified operation is shown in the logic display symbol.
- 2) The sequential elements (flip-flops) are not standard symbols, but are quite recognizably presented.
- 3) The degree of student control achieved by the implementation allows the student to proceed at his own rate in the design of basic logic circuits.
- 4) The level of description of the INTRODUCTION mode is sufficiently comprehensive to allow most students to use the program with
  no assistance. Additionally, the fact that this mode does not
  have to be selected and only part of the instructions may be
  reviewed does not subject the student to tedious repetition of
  instructions as he gains proficiency in the use of the program.



Implementation of sequential circuits has met with less success.

At the current stage of development the INTERACTIVE LOGIC LABORATORY

can not be used for the design of sequential circuits. However, individual flip-flops are simulated correctly thus allowing the student to observe the response of individual elements to various inputs.

### C. EXTENSIONS

Two basic inadequacies exist in the program. First of all, the bipartite graph representation does not allow any feedback loops to be present in the circuit. Since this is not an uncommon occurrence in logic circuits, the program should be modified to allow the output from a circuit element to be delayed and re-input to the same element. Secondly, the program as currently implemented does not allow for recursive constructs, hence only circuits that will fit on the 5 by 5 grid may be constructed. It is felt that the bipartite data structure is general enough to handle larger circuits, wherein a previously analyzed circuit is reduced to be considered as another primitive element.

Another area where extension of the current program is required is in the saving of a user's circuit design efforts and hard copy output. The saving of circuits could be done by punching out the display tables on paper tape. Then at a subsequent computer session the DATA1 and TBLO tables could be read into the teletype unit allowing the user to continue where he previously stopped. Hard copy output which is intelligible to the user is harder to obtain with the AGT-10, but the cheaper graphics terminals required for more general implementation of this program have provisions for hard copy output.



#### D. RECOMMENDATIONS AND CONCLUSIONS

It is felt that INTERACTIVE LOGIC LABORATORY has shown the feasibility of using a computer graphics terminal to demonstrate the basic concepts of logical design. One of the severe drawbacks associated with this particular implementation is the high cost of the Adage Graphics Terminal. While this could be justified by the research intent of this program, any extension of the concepts of this program into general classroom use will necessitate a lower cost graphics terminal.

Currently available storage tube graphics terminals meet these cost requirements. A classroom installation composed of individual cathode ray tubes for each student tied to a central computer capable of responding to all users in a time-shared mode would be ideal for the implementation of this logic demonstrator. Such a classroom computer installation is now available and the implementation of the INTERACTIVE LOGIC LABORATORY on this equipment would indeed provide a meaningful laboratory for experimentation in basic logical design.



APPENDIX A

Truth	Table for 3-inp	ut gates	AND	OR
A	В	С	A.B.C	A+B+C
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	0	1
1	0	0	0	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

# Truth Table for clear-set flip-flop

	FINAL STATE	INITIAL STATE	RESET	SET
	0	0	0	0
	1	1	0	0
	0	0	1	0
	0	1	1	0
	1	0	0	1
	1	1	0	1
(undefined)	?	0	1	1
(undefined)	?	1	1	1



APPENDIX A (continued)

Truth Table for clear-set-toggle flip-flop

SET	TOGGLE	RESET	INITIAL STATE	FINAL STATE
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	?
0	1	1	1	?
1	0	0	0	1
1	0	0	1	1
1	0	1	0	?
1	0	1	1	?
1	1	0	0	?
1=	1	0 .	1	?
1	1	1	0	?
1	1	1	1	?



APPENDIX A (continued)

Truth Table of J-K flip-flop

J	K	INITIAL STATE	FINAL STATE
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



TITLE LOGMM Entry star, dadd, tblo, fcler, dord, dinvo, dotd, flg1, addd, t1, tcn1, retur, e9pfl, txt ENTRY DUNN, FFTD, FFSD, FFKD, FFDT EXPUNGE TITLE LOGMM

9 A2JB + A5JBJK + A3JBJK + A4JB P(A1, A2, A3, A4, A5) + A1)B)K MACRB1 FNDX

C2D NORMAL, SCOPE AND FC ENTRY CSKIP TBLB INITIAL IF CCLEAR SOME FLAGS UP F/C CBUNT CCONTENT OF TOP CTBLO POINTS TO CUSED ENTRY PIV9T PIVBT E9L CLBAD LP [LBAD LSET SAVFLG \$DF1FG FCLER 77755 EGLER 77757 LPHAN 77760 TBL 0 77777 SAVAR CFLG FSET 78L9 78L0 SAVG m + • 1 S ARARIA'L! ARMD 18 MOARIN MOARIF MDARIF ARX0 . F MDARIF MDARIF ARMD ARKD MOAE ARMD JPLS ARMD MD 10 A B M D A R D A R B N N N ARMD STAR:

Z 0

Z

FBR F/C TICK

WAIT

CHANG

TABLE ENTRY

CLAST

ETBLO ETBL9

MOARIF

χ Σ

SAVAR

MDAR JUMP



END OF LIST HANDLER SET IMAGE DONE FLAG	RETURN TO CALL FRAME CLOCK HANDLER TURN OFF FRAME CLOCK INCREMENT FC COUNT CHECK IMAGE DONE FLAG	UXP TO EN	MECK DEFINE EXIT XIT TO LIL OMPARE REQUIRED T ITH ACTUAL TICKS	A	URN OFF FC COUNTRACT GET COUNTRY
SAVDR	70 HA 9A	~ Z _ Z	ΣΩ ⊢⊣ ωας	PD 0040	7
Z A Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	M M M M M M M M M M M M M M M M M M M	000 E	. X X X X X X X X X X X X X X X X X X X	$\mathcal{A} \times \mathcal{A} \times $	XXXCCXAXC DOWNCONDON DONIC BONNCON ANOBONNCON TANOBONNCON
EBLER:	FCLER:	LUPE:		F C 1	۳ کا ۲ کا



EMPTY
TABLE
H
DRAW
091
10
CUUMPS

0			I CLOAD CONTENTS OF TB	3 CMASK ALL BUT ID BITS	1 CPICK PROPER SUBROUT	900	-	and a second sec	4-1	and	 	┰┤	COLL.	 L	LG1 (SET ADD FL	1 CLBAD DX AND	2 CMASK ID BI	$\forall$	$\propto$	10	LL	9		-	DORD (OR DATA	3	
2	0 C	7 U+	⊣ <del>-</del>	80	Ü	00	-	$\alpha$	4-1	$\geq$	 الله الله	┰┤	S	 ¥	2	T1	C S	AD	$\propto$	10	ETU	9	0	-	3	X X	



											FT										FIS.											Ι. Υ
	19 3										FOR FF										FBR FF											FOR FF
	FLG1			DATA							FLG1			DATA							FLG1 F			DATA								FLG1 F
	LSET			>2							LSET										LSE			SHE								ISET
RETUR+2	] 4	FLG1	(	0 C S Z C	: 33 (Y)		0	W		9		4-4		سا	3		0	L.G.1	9		FLG1	$\leftarrow$		L	3		C	RETUR+2	0	40	90	FLG1
χ α α Σ 4 ⊃ Ω Τ Σ		ARMO		E A NACA TACA	JPSR	ARXB F	ARMD	QM ∩ O	MDAR X	MOAF	ARMD	MOAR!	AUAU.	ARMD	ASAD	AUXOIF	ARKD	MUAR X	MO AE	MDAE	ARMD	MOART	MOAR A	ARMD	AS 40	ARXBIF	ARIND	JUMP	MUAR • X	MOAE	MOAE	ARMO
Q > 2									FFT1:		-							FFS2:											FFK3:			



	LFFK DATA						RESET GE		· ·		CTHIS SECTION DRAWS					LITE JENO.																		
H (V)	L			0	RETUR+2		7	DHONE		0	FLG1	C)	1 0 0	· ·	CU	FLG1		DARD	32	LFLG	2+•	€ •	FLG1		0140	333	151 0	N)	2=.	FL31		FFTD		LFLG
MODAR I	>	(1)	$\times$	3	>	$\sim$	2.	(1)	V	>	<	(0	$\triangleleft$	- 1	5^	<	«I	2	(1)	⋖	- 1	>	<1	4	>	(1)	<	- 5	- 5"	-1	A K	5	(1)	1

.. Σ Ω Ω



2 J J J J J J J J J J J J J J J J J J J	4	CCONTINUE MENU DRAW
A A		
2	L	
$\sigma$	3	
O		
<u>a.</u>	+	
$\stackrel{\Sigma}{\supset}$	- 8	
A		
0	9	
$\frac{11}{\alpha}$	ـــا	
000	$\alpha$	
7	عنا	
<u>d</u>	4	
5		
$\propto$		
Ω  	FL31	
$\simeq$		
Ω Σ Υ	0 1	
010	777	OFF VECTOR
	776	SET IC BITS 26,27
DAK	$\overset{\iota}{\vdash}$	
1	773	
DA	TEGLR	
Ω Σ Υ	773	
0		CICRN ON CHAR GEN
40	L	
10	4	
$\sum_{i \in \mathcal{I}}$		
0	77	[RESET IC BITS 26,2
40		
DA	+	
>	+	
0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.0	Z	
<del>-4</del>	200	



LTURN BFF CHAR GEN LTURN BN THE VECTBR GEN	CTURN BFF LP CLOAD DXDY POSIT BEING DRAWN INTO AR CMASK ALL BUT LAST BIT+M/D BIT CJUMP IF DRAW BIT SET	(LOAD CONTENTS OF DXDY POSIT INTO AR (PUT POSIT OF SELECTED DOT IN DXDY	
SAVDR RETUR 5AVTX 60000VH LFLG SAVTX TEGLR	S A V B V 7 7 7 5 6 1 7 7 7 5 6 1 7 7 7 5 6 1 7 7 7 7 5 6 1 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	000 000 000 000 000 000 000 000 000 00	O N N N N N N N N N N N N N N N N N N N
CAMMAN AND CANDON ON AND CANDO	A X X X X X X X X X X X X X X X X X X X	APAZABAZCPAZ APAGABAZAAZ ACAGABAZAAZ ACAGAGAGAGA ACAGAGAGAGAGA ACAGAGAGAGAGA	A A A A A A A A A A A A A A A A A A A
(T)	 7 4 1 d		



CTURN BN LP			CTABLE OF DEFINE FNS	-SNL	FNS	FNS+	+SZL	-SNA	FNS-	+SN.	FNS		FOLLOWING ROUTINES P	PRSPER BITS VALUE	FBR TYPE BF GATE																
2007 2007 7007	XFLG SAVB	G T	U	00	$\alpha$	Z	$\alpha$	L	L	L.	0	Z	•	> A	L	$^{\circ}$	$\triangleleft$	00	$\boldsymbol{\leftarrow}$	$\vdash$	COMBI	$\stackrel{A}{\sim}$	0		> A	XFLG	+	×	BRR	4	B7S
ARMD MO10'6'L'	ΑΣ Ω Α Ο Ά	I dwnr	0	0	0	0	0	0	0	0	REPEAT	0	2.	2	41	<5	41	<b>⊳</b> ⊸⊲	«I	2	(1)	-1	₽	1	2	41	Q	<1	S. C. D. I.	4	>_

ADDD:

OKK:

ZF: ATBL:



¥	
ົວ	
$\simeq$	
α.	
	•
മ	0
-	-
	Z
ഗ	
	( )
W N	_
-	_
•	
5	ഗ
$\supset$	-
d)	-
n	m
æ	-

ú	20	1
DA	0 0 C	
0	200	
$\frac{\Sigma}{2}$		
$\sum_{\alpha}$	>	
V	٦	
4	<u>ო</u>	
V	> A	
10	>	
AC	9	
2.	-	
(n)	⊕ MB	
V	AVA	
	> Z	
$\frac{1}{\Sigma}$		
2	> A	
V	I	
A	m +	
V	>	
	1	
4	9	
V	-1	
2	$\vdash$	
C)	0 Z	
∀	AVB	
10	$\vdash$	
$\sum_{i=1}^{\infty}$		
δ.	> A	
DA	)  L.	
< ∩_	m +	
A	> A	
-	S	
AC	9	
VO		
2	-	
C)	0	
	DE E DA E DE E E A DE E DA E DA E DA E	DANGERRY NO PACTOR OF COMPANY OF



CCONTINES TO PICK BITS CCONTINUED	CD9=N9THING ROUTINE CFOR FUNC. SWITCHES CROUTINE TO ERASE A CSELECTED ELEMENT CMASK ID BITS	CLBAD ADDRESS OF LAST CTBLO LOCATION INTO ZZE CLOAD STARTING ADDRESS OF CTBLO INTO ZZZ
8 4 4 8 4 8 4 8 4 8 4 8 8 8 8 8 8 8 8 8	X X X X X X X X X X X X X X X X X X X	7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.7.
XXC	$\begin{array}{c} \square \ \cup \ \square \ \square$	CORORODGOG

LNULL:

F 7.



222 9NT	MASK ID BITS	AND COMPAR				CHECK IF LAST EN	NOT JUMP AHEAD	14 I VS	IF LAST ENTR	DECREMENT	TONT COUNTE										[RESTORE AR AND RETURN						(ZZZ THEN STEP		LIHIS ROUTINE SETS THE	EXIT FLA		ADDS TYPE OF GATE	IGIT	TBL0 TABL
222	c <sub>3</sub>	ک X			E	2	222	+	$\Omega$	4	<u>m</u>			+	2+•		U	4-4	1	$\triangleleft$	X	7	$\boldsymbol{\leftarrow}\!$			7	222	S				•	SAVX	BL
A D D A D D A D A D A D A D A D A D A D	~	Ф () ХО Х	· 0	ARAK'F'H	JPLS	MOAN	MOX OF	UPLS	MOAR	MOAE 'N	ARAD	MOAR	N-SYOW	NACO	a M⊃D	ARXGIE	ARMD	X O A R	A X X D	MUAR	$\Sigma$	MOAR	E V C V	ARKD	~	ARMOII	~	@∑⊃O	5	ARMD 10	10	$\frac{1}{2}$	ARMD	ζ ()



(ERASE, CONTINUED												THIS ROUTINE OR	BASIC SQUARE															THIS ROUTINE D	PRBPER GATE	SET SCALF	SET INTE		
	U F	181	B	-	$\vdash$	+		4	14		0		SA	Z		\OX0		C	SOR		SQ3	$\sim$		L	3	SA	I NURS		A S	SCAL	Z		LFLG
A 4 4	X X	A A A A A A A A A A A A A A A A A A A	A C	DA	Χ	<u>L</u>	$\sum_{i=1}^{\infty}$	DA	$\Sigma$	VO	G	9	2	0	0.1	A C	DA	$\frac{\Sigma}{\Sigma}$	00	VO	00	$\Sigma$	$\propto$	2	00	DA	7	0	$\Sigma$	01	0	$\stackrel{\times}{\sim}$	200

3 X X

INDRE



CTURN OFF IMAGE DONE FLG	CUUMP TO DRAW ADDER		LOUMP TO DRAM ORKER	CUUMP TO DRAW INVERTER		CUUMP TO DRAW TRIG FF		CUUMP TO DRAW CS FF		COUMP TO DRAW OK PF					STARTS DRAWI	GATE					CDRAW OR GATE						CDRAW INVERTER						IDRAW TOGGLE F-F
FLG1	 							LL.	LL.		$\forall$		CA	77756	ADD	S	000		8	77	0630	NON	Z		> N I	775	0>710	NON	}—  ⊾		1	77756	اب الل
Σ Σ Ο Ο Ο Ο Σ υ	JZ Z	V .	< <	U Z 1 4	V.	0	4	1	-1	57	0	<€	0	3.	()	3.1		45	0	3	0	3	()	«J	0	5	$\bigcirc$	5	0	<	0	2	0
											A1:						₽.Ţ.e						11:						٠. الما الما الما الما الما الما الما الم				



CCONTINUE TO DRAW	IDRAW SET-CLEAR F-F	CORAW J-K F+F	THIS ROUTINE BUILDS THE	SET POINTERS TO TO OF TABLE	GGET VEXT TBL9 ENTRY	COUMP BUT IF LAST	(SEE IF IT IS A F-F (GET NEXT IF NOT	CCLEAR BITS 14,27,28,29 (STORE IN FFDT CGET VEXT F-F ENTRY IN [TBL0]
М Г О О О Г З С	7780 77756 7780 7780 7780	7	$\sim 100  \text{fm}$	0 A P	$\Sigma \Phi$	7 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	ليا 2 (۲ ا	
0 N N N N N N N N N N N N N N N N N N N	E E 4 E DE E GO E O DO C GO E O E O E K IN O IN O I V O	_	ΣΣΣ Φ		MDAR'X MDAR MDAE'L!	2002 2002 2002 2002 2003 2003 2003 2003		A A A A A A A A A A A A A A A A A A A
٠. در در	М Ш	** **	BFF0T:		FTRET:			



CEXIT TO LIL	DRAWS THE GR	ISET INTENSITY	ITURN OFF IMAGE DONE FLG	μ - υ	LTURN ON LP	ISTART THE DRAWING									LINIO TROCKAR EXIL IS NO	S M										
О Н О Н С Д С Н О	S A	Z	FLG	SCATO DOTO	0	010	77756		ν. +		20	S	10		-	07FL	100									
O M I	7 2 2 2 2 3 3 3 3 4 4 3 3 3 3 4 4 3 3 3 3	0 X	2 X X C	0.5	000	0000	2 0	0 1	م	$\sum_{i=1}^{n}$	C	0	5	© < ⊕ (	I C	Ω ; 2 ; 2 ;	Z 0 2	2 2					00000			
LU F- LL	DTDRW:													N O O	L 5		* * O : V @ U		0 C - L U S	1:1	0::0	AVG:61400	XCY:70576	FLG:1	AVDR	0:



```
ARSAV: 0

SCAL: 07704H

INT: 14000

CR: 777767770

TCNT: 0

GCNT: 0

FL 51: 0

T1: 0

CA: 2

CA: 2

CA: 2

CA: 2

CA: 3

SAVTX: 0

DU: 6277661776

D2: 6677661776

D2: 6677661776

D2: 667761776

D2: 667761776

D2: 667761776

D4: 0400061776

CELS: 140004H

SAVTX: 0

DU: 07776

DU: 07776
```



	7777			
26:3	ASK1:	TTEMP:0	TEMP:	FOL

TBL0:

FNOR

CFLIP-FLOP DATA TABLE

0 15.

REPEAT

GATE DISPLAY TABLE

26.

REPEAT

ETPL0: DADD:

0000000000 00000000000

Ш O N N

EDATA TO DRAW AND GATE

7377604001 00000004001 04000000000

0600000001

0000100000

0000003400 6137616400 6137616401

DOTD:

7057616400 7057616401

0720016400 0000016400 0000016401

1640016400

DeTS CDATA TO DRAW THE

0400075777

7377673777

0400000000





0000 0720 0720 1640 1640 6137	0.00000000000000000000000000000000000	000 000 000	4 C O O O O O O O O O O O O O O O O O O
• 2 0 9	: 0	: 0 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	

CDATA TO DRAW OR GATE

CDATA TO DRAW INVERTER

68



•	
CONTO	
-	
-	
0	
Ψ.	
U	
K	
-	
1	
DA.	
$\alpha$	
ш	
2	
r	
ù	
Ψ,	
$\leq$	
N	
-	
u	

	05007677	CINVERTER DATA CON
	72767677	
	02000100	
	7727601001	
	000000000	FRASIC SQUARE DATA
>	10000100	
	10007677	
	67767677	
	67760100	
	10000100	
	00010000	
FFTD:	00000000	CTBGGLE F-F DATA
	40000400	
	37760400	
	37767377	
	40007377	
	40000400	
	40000330	
	60000230	
	400007	
	600007547	
	37760230	
	17760230	
	37760000	
	17760000	
	37767547	
	17767547	
	000000000	
	000007577	
	20000200	
	57760200	
	00010000	
FFSD:	00000000	CCLEAR-SET F-F DAT
	40000400	
	37760400	

V L



0600002301 0400075476

7577602001 7577600001

0200075777 7577675777



KEND OF LOGMM (DEFINE MODE)......

~D10=30000√H ~D11=31000√H TER\*INATE



EXPUNGE

## CTHIS PROGRAM IMPLEMENTS CONNECT

## ENTRY CONCT, HDXY, HDXY1, DATA, DATA1, DATA2, C11, TEMP

LTURNS ON CURSOR	CCLEAR EXIT FLAG GG CHECK FNS	TIME TO EXITYES, SO DO IT	(FNS TABLEM9DE EXIT FNS-1	FNS-5ERASE A LINE	TNS-9CURSOR UP TNS-10CURSOR LEFT FNS-11CURSOR RIGHT	S-12CURSBR DGWN S-14MGVE S-15DRAW
•+1 CIVIT	ECFLG \$ANFLG \$FIN	# E E E E E E E E E E E E E E E E E E E	ENDCT 3. CNULL	ERASV 3. CNULL	D 1 K :	00 04 00 02 06 05 02 00 02 02 00 02
0 Z O O O		M M D A M D A M D A M D A M D A M D A M D M D	H G C	) a c	1	T 0 0 0 0 0
00 00 00 00 00 00 00 00 00 00 00 00 00			TABLE:			



(FNS-16SELECT VECTOR BKWD	KMBVE CURSOR LEFT	CMBVE CURSBR RIGHT	CMBVE CURSBR UP	LMBVE CURSBR DBWN	ISET MOVE VECTOR	ESET DRAW VECTOR
S < B	0 H O H O C C C C C C C C C C C C C C C C	01010 0000 1000 1000 1000 1000 1000 10	> >	> > Z X > X Z Q Q Q Q • I Q I U	ΑΣΜΠΣ ΚΦΑΣΦΟ ΚΦΟ ΤΟ	•
0	)	<b>ΔΣΣΑΣ</b> Ο Ο Ο Ο ΚΟ Σ Α Α Σ Η Γ Ω Π Ο Ω	D X X X C C C C C C C C C C C C C C C C	A A A A A A A A A A A A A A A A A A A	D M M M M M M M M M M M M M M M M M M M	<b>₽</b> ∑ D <b>D</b>
	CLEFT:	CRITE:	•• • • • • • • • • • • • • • • • • • •	  	·· OBBA	DÝFO



C ZERBS IN BITS 14 AND 30 ]	L TURN CURSBR BFF 3	CTURN CURSOR ON CALSO SETS UP POINTERS IN CDATA1 TO INITIALIZE CCONNECT TABLE	ISELECT VECTOR FORWARD	CERASE VECTOR
004430 00000 00000000000000000000000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	CONTRACTOR	0	•
ΔΑΜΑΜ ΔΟΛΑΟΝ ΑΟΛΑΝΑΝ ΑΟΝΑΝΑΝ ΑΟΧΧ	O M M M M M M M M M M M M M M M M M M M	MAMAMAMAMAMAMAMAMAMAMAMAMAMAMAMAMAMAMA	ΔΑΑΑΑΑΑ Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο	π Θ × α Θ × α
	: 2	FI Z	···	: ASV:



	ISELECT VECTOR BACKWARD
TEMP2 C11 ERASV	• TOTANATA SCOOL STANATA SCOOL STANATA SCOOL STANATA SCOOL S
A A A A A A A A A A A A A A A A A A A	ΣΣΑΣΣΑΑΣΣΑΣΑΣΑΣ Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο
	 a. > s

E C C C C C C C C C C C C C C C C C C C
---

ECFLG:0 COUNT:1 HOXY:0 HOXY1:0 SAVEA:0 SCAL:37775H [C9NSTANTS AND VARIABLES]



CCONTINUED AND VARIABLES	CDATA TO DRAW THE CURSOR	CTABLE OF CONVECTION LINES
INT:20000 DDX:504H DDY:50 MASK1:77767776 MASK2:000000001 C1:1 C2:0 THETA:0 ASAV:0 TEMP:0 TEMP:0 TEMP:0 TEMP:0 TEMP:0	0050000000 7727600001 000000500 0000077277 000000000	00000000000000000000000000000000000000
	OATA:	DUMMY: DATA1:

CTABLE TO REDRAW THE SELECTED VECTOR

DATA2:



0	C
0	C
0	C
0	C
0	C
-	•
0	C
0	C
Ō	
ō	

CEND BF CONCT (CONNECT MODE)

TERMINATE

CUSER DEFINED INSTRUCTIONS

77



## EXPUNGE

RAM IMPLEMENTS DEFINE MODE , BANAL, UNRES, DOAGN NDO , FULD , OUTP, OTSCH, SUNP STKOT, ID, 9P, LNBP LAG, URI, URIPT FG, RSTFG, ANCHK		ISHUT BFF THE F/C	CCLEAR EXIT AND RESET	FLAGS	G8 C		SEE IF EXIT BR	SPLAY		IGG TO SET UP FOR NUMBS AGAIN		CHECK-SEE IF ANALYSIS NE	BE DONE FOR FIRST TIME	IF SO RE-INITIALIZE TABL		IF ANFLG=1 SE	ACCEPTING CHARACTER	CREMENT A		SET UP PIVOTS IN	ELETYPE INTERFAC
CTHIS PROG SCH, CHKX, CHKX, SCH, CHKX, CHKX, STUF, ABBC, BA A, ANFLS, RITA RI, VBSR2, CBMP STACK, STKPT, CCNT, CHAR, CF		+10004H	$\vdash$	STE	2 L.	<b>Z</b> L ス	TF	00	STF	2		z	z Z	RIT	←1	Z			00	<b>\$</b> ₩11	C
ANALR ANAL, RAWTP, RBP, RAWRT CANAL, RTCAL, LSRCH, TB BAND, URD, LEVEL, STUFP TAEL, TAELR, TAZE, BKST DT1P, NDT1E, BDT1, ENDC RESPB, COPB, NBSCH, NBS QPTR, NBAND, NBP, NBBOT OPTR, NBAND, NBP, NBBOT BTURI, NGUTS, ANSW, BURD CMASK	⊕ ⊕	MO10'A'L	$\Sigma$	Σ. Σ.	S		$\triangleleft$	V C	A	Q.	ODN	V	10	2_	X	7	DAR	MDAR'L	$\frac{1}{2}$	Σ.,	DA
	ANAL										ANUTE				A 7.1 :						



(SET POINTER TO NEXT (CTAB ENTRY TO BE (FILLED	ICLEAR SOME FLAGS	IGB GET A CHAR FR9M THE TTY	EBRING IT INTO BR, MASK AND ESTORE IN CHAR	(DB N9T D9 ANYTHING UNTIL (LIL INCREMENTS AVFLG AFTER (ALL LABELS ARE IN	ESET UP TO ACCEPT NUMBERS		LJUST GO DRAW UNTIL ALL Inumbers are in	[ALL VOS. IN [G0 CALCULATE RESPONSE	ISHBULD NOT GET HERE
C1 MASK1 \$CTAB	<b>▶</b> <	> I I I I I I I I I I I I I I I I I I I	POOCH PERAMI PERAMI PERAMI DA CO	1 - 2 Ans \$DDEF2	2 • 3 AN • 4 AN P   G	# U B U U U U U U U U U U U U U U U U U	- NO - 4 10 O 10 17	ANO RESO BESO BESO STS	•
A S S S S S S S S S S S S S S S S S S S	$\times \Sigma \Sigma$	S C Q	M M M M M M M M M M M M M M M M M M M	တ္တက္က	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	Σ Σ 4 4 4 4 J Ο Ο Χ Χ Κ Χ Ω Ω Α 4 Σ Χ Σ Σ Σ Έ Τ Τ Τ Ε Γ	E E E	. ഗ സ ന ക	JPLS
• • • • •	: 1 2 4	2 A N 1 :		** &	•• m 7 4	1 A N 3 :	47 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	 974	



	$\sim$	D E	
·	MOAR F	RAMBK	THIS ROUTINE RE-INITIALIZ
	4		BAND, BANDO, AND URD TAB
	A K	ASK	TO ZER
	≥	2	
LRR:	V	TR.	GET VEXT DAT
	- 0×	$\forall$	HK AGAINST BOTTS
	1	+	
	Σ	<	CJUMP BUT IF RIT COMPLETE
	$\times$		
	2_	7 77	ICLEAR BUT DATA ENTRY
	>	9	
	2.	T 33	TRETURN TO CLEAR NEXT ENTRY
۷ ا	AR		
	<1		LIHROW AWAY ERASED LINES
	AR.	AS	
	4	110	PTR TO LAST NON-ZERO DATA1 E
	>	0	TO BE CHKED
	$\times$		
	>	FLA	0 ZERBS FBUND FLA
	V	Ш	BBTT
	> .	0	BITSM PBINIER
٠	AR	0	ET TO ENTR
AELR:	4	DT1P	
	$\times$	0	LBBK AT NEXT DATA1 ENTR
	1. 1	+	AGAINST BOTTOM P
	5	9	BRANCH BUT TO FIXUP UP
	41	715	
	. 1	A	
	1		
	S	lil V	INGV-ZERO ENTRY FOUNDRETURN
	<1	<b>←</b>	
	>	DII	
	Q.X	ZFLAG	ZERB ENTRY FBUND SE
AZE:	<<	DT1	AWAY ZERO ENTRY
	$\times$	011	GET VEXT NONZERO ENT



BRANCH BUT IF AT BBTTBM BF TAB JUMP TB SWAP ENTRIES MUST BE ZERB ENTRYGET NEXT B	6 STUFF A NGNZERG ENTRY EVIGUS ZERG ENTRY T FOUND NGNZERG ENTRY AND	X8C1 C0 C0 C0 C0 C1 C0 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1	CCHECK AGAINST LAST TABLE ENTRY [STORE AN EOL INTO THIS ZEROED ENTRY [RETURN TO EOL PAD NEXT ENTRY	ET UP PTR IN DATA1 SET ET UP PTR IN NEW 2-CONNEC	CA TRAP IF 1ST DATA1 ENTRY IS DRAW
A X X D D + N N N N N N N N N N N N N N N N N	071 71P 071 AEL	ZTENTAG NOTAA OTTIAA OTIO	+24663	# NA	
コンマコくコン	$A \times X \times Y$ $A \cap Q \cap Q$ $A \cap Q$ $A \cap Q \cap Q$ $A \cap $	$\alpha \alpha \alpha \times$	$\exists \Sigma \land \Sigma \land \Sigma$		$\alpha \perp \alpha \alpha \alpha$
	BKSTF:	FOLDO:		т О Х. ►	RAWRT:



CCHK IT JUMP IF A DRAW	A MOVECHK EBL	COMPLETE									ISTURE LAST DRAW IN 2-C SET			STBRE THE MBV	GET VEXT ENT	FIX UP LAST DRAW	LAST DATA1 ENTRY IS DR	STORE IT AS END OF CONNE	FROM THE PREVIOUS MOV	JUMP CANAL EXECUTED IF	ENTRY IS A MOVE, BIHERWIS	FALL THROUG			(SET PTR TO ONE BELOW RAWBK	. E. THE BOTTOM			(SET DIR 18 19P OF RAWBK			PTR TO CURRENT ENTRY IN BANAL TABLE	
₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩ ₩	- } ( ←4	ULD	Σ. Υ	4-4	$\propto$	X	ന	V	$\mathbf{m}$	LRWIP	$\odot$	$\omega$	V	$\Box$	AWR	Σ Ω'	4-1	+	<<	n m	LRWIP	$\infty$	$\odot$	ASK	BIREK	AWB	1	AS	TPRBX	Z	AS	Ω.	V
O D V	4 <b>4</b>	JPLS	~	MOAR.A	JPLS	MDAR'I	ARMD*I	Δ Σ Σ	~	MOAR	-	$\tilde{\gamma}$	ř	-	<b>4</b> √200	MUAR • I	MOAR.A	STAP	の区で	~	MDAK!	0	DAR	V O	Ω Σ Σ	DAR	DAE	OA	ARMO	DA	DAR	2	DA
									DRFD:							FULD:							CANAL:										



CPTR TO CURRENT ENTRY IN BANDO TABLE	CINIT. BOT OF URD TO TOP OF URD		CINIT. LEVEL TO LEFT BETWEEN COLS 1 2		[ (KH)]N] - FIX - G COXX - XANBK FNIX	AND	LON LA GENOLI			LEVEL	IK IF L		ITIAL RBP PTR	LL LEVELS CHKD, EXIT				CCHK EBL SEE IF ENTRY ALRDY MATCHED					CCHK IF RAWBK ENTRY IS AT THIS LEVEL				KLOAD CURR TBLO PTR	
Z B Z D B A D B B D D D	MASK1 BURD URI	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	3 1 1	(1)	n. a m m x a	87858	LSRCH	LEVEL	LE<12	LEVEL	LEVLR		RTCAL-2	00	3 0 0		O	RTCAL	Ω	$\Omega$	>		ou + •	$\cup$	m	3	TBPTR	$\mathfrak{m}$
A D A	Х Р Ж В В В В В В В В В В В В В В В В В В В	$\prec \sim \Sigma$	Q Z	< ₹ ∑	∑ ⊲	( (b) )		$ \overline{} $	⋖	Q W	A E	15	Z	Σ.	A X	$\triangleleft$	A X.		1	2_	- [1] <√	<	⋖	2	$\ll$	A R	Σ.	$\checkmark$
					BICAL .	1									L SRCH;										TBSCH:			



		i	
	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	×	
	Ω	TBBOT	(LBAD BOTTOM OF TBLO
RTBS:	ARXBIF		
	ARMO	PFI	
	ARYD	브	ICLEAR SOME FLAGS
	MDAR.X	$\Omega$	
	MDX®	889	
	JPLS	42	
	۳× ۵۷	N N N	CCHKD WHOLE TABLE IF SO UNRESOLVED
	A R	BPT	
	XOAE N	りとの	
	ARMO	COMDIF	CA WORD CONTAINING X Y DIFF FM GATE
OIXX.	J N N N	+	
	AR.		
	ARMD 10	-	YIELDS ABS VAL BF X AND SETS BTFLG
	ZAGO	- 5	S MINUS ZERB IF CONNECT PO
	(K		IS TO THE LEFT OF GAT
	MOAR A	S <	
	AF	DX2	LLEAVE IF CONVECT PT TOO FAR FM GATE
	ZAGO	•+5	
	J 2∑20	m	
· **	MDARTH	$\odot$	
	0 X D	+	
	A K		
	$\Sigma$	0	SIMILAR TO ABOVE FOR Y DIF
	NACO	5	MINUS ZERB IF C
	A K		POINT IS ABOVE CENTER OF GAT
	MDAR'A	A X	
	ARMO		
	MOAE N	7	
	NAGO	+	
		$\vdash$	
	A R +	$\alpha$	901
	MOAR'A	Σ × ×	WORD FOR FIXU
	M Q M	$\alpha$	



• •	
$\prec$	
2	
×	
$\alpha$	

< < <	18PTR 770002H	TBUILDS ANALYSIS DATA BLOCKS
X D X O	200	2 0 3 4 4
X D X	n n	ISTUFF BAND X
< < \(\S\)	77000 88P 88P	FEIXUP RAWBK Y
4 (Y 4	N 0	THIS SECTION EXTRACTS 6 BIT REP OF X VALUE OF GATE, Y VALUE OF G
A X A	BPB TBPTR	TYPE OF GATE AND STUFFS IT
M D M	C7 GTYPE BPB	
O X O	ლ <b>≻</b>	CCHECK SEE IF THIS IS A F*F
144	0	LIF S9 FIND THE MIDDLE INPUT
XXCU DXX XQC X X X Q Q Q X X X X X X X X X X X X	+ ULO	CAND LABEL IT WITH A 2 IN PTR
Δ Ο Σ Ο Σ Σ Σ Ο Ο Ο Ο Ο Ο Ο Ο Σ Σ Α Α Α Α 	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	CCHK UPFLAG. SET BIT TWB IF =0 (B9TT9M 9F GATE
MDARIGIL: ARMD'I	00	



ISTUFF A PBINTER TO THE CONNECTED (ENTRY IN RAWBK INTO THE UPPER [HALF WORD]	ONNECTED WORD BELOW CURRENT WORD	GNNECTED WGRD ABGVE		NAL WBRD IS BUILT IN L RD. IF AN BUTPUT, HAL	BTATE AND STBRE IN BANDB BTATIBN NBT REQUIRED (INPUT )	RESOLVED ENTRY, MAP TO A GATE		HECK IF ANGTHER URD ENTRY AS SAME COORDINATES F SO BUILD SIMILAR URI ENTRY ETURN TO LOOK AT NEXT RAWBK
ж С К В В В В В В В В В В В В В В В В В В	S ABBV CPTR CC		7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7					
STUFP: ADA ADA ADA ADA	Σ J	ABOV: MODU MODA MODA MODA	STUF:	Σ 4 <b>4</b> 4	MOA Jum MDA MDA	JURES: MOA MOA MOA MOA	**  **  **  **  **  **  **  **  **  **	



: Suns	Z A Z Z A Z A Z A Z A Z A Z A Z A Z A Z	T D W D W	LIF THIS URD IS NOT FOUND THEN BUILD TA NEW URI ENTRY
D8 AGN:	< < > >	2 00 (	[SET EOL FOR THIS CONNECT WORD (IT WAS [CHECKED) RETURN TO CHK NXT CUT WORD
ENDO CA	4 4 5 5	ANFLG URIPT BTURI #DDEF2	TALL ANALYSIS TABLES BUILT INCREMENT TANFLS AND GB GET LABELS
BUR].•	- Σ <b>4 4 Σ 4 4</b> _	• D D D • • A A D D O • • A A A D D O • • A A D D O • • A D D O O • A D D O O • A D D O O O O O O O O O O O O O O O O O	CTHIS SEGMENT BUILDS A URI ENTRY CSTORE URD ADDRESS IN UPPER URI CTEST IF THIS URD IS AN OUTPUT
18UR:	2 A A A A A A A A A A A A A A A A A A A	2 4 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	(IF SB SET BIT O IN URI TABLE (TB S9 INDICATE)  (GET LAST TW9 DIGITS OF RAWBK ADDR
	A A A A Z A H	BUUUU XAN UUU XAN UUR XI UUR II II TU TI	CINDEX INTO ANSW CSTORE ANSW POINTER IN URI CRETURN TO CALL



RBUTINE TO SIMULATE CIRCUIT						FIRST MAKE A COP	THIS ANALYSIS												CSET UP STACK POINTER				INDE CLEAR BUT THE STACK										
0 @ V Z C	)	(1)	X Z	CO	n	(Y ) (D	m	2+•	ഗ	OPTR	Ω	0. 80 2	CAPB	Ω	$\mathfrak{m}$	⋖	MASK1	a D D	STACK		Ϋ́	Q.	STKPT	K.	2++	NBG0-3		X	S	TAC	MASK1	0. Y H	0
D Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	AUA MANA	-	7 X X X X X X X X X X X X X X X X X X X	-		MOAR		JPLS	Q M D D	MDAR!	ARMO - I	MOARIX	₽×: DO: P	MOAR	ARMD	MOARIE	MDAR'A	Ω Σ	MOARIF	-	MOARIA	ARMD		MDXBIF	JPLS	₽. 2. 2.	ARXO F	ARMD 1		MOARTH	MOAR!A	ARKD	MOAR!
RESP0:						CBPB:								STOUT?					NBSR1:				ZSTK:										NEGO.



CSAVE GATE IDENTIFIER	ISAVE GATE TYPE	LOAD VALUE OF PROPER ANSW Store in Stack	P 1 P 1 C P 1 C P 1 C P C P C P C P C P	ISEE IF WE VE LOOKED AT ALL ENTRIES LIF SO GO GET LAST F-F VALUES LIF NOT CONTINUE NBAND SEARCH	CGET NEXT ANSW VALUE FOR
Σ Ι Ι Α Ο Ι Χ Ι	0 C C C C C C C C C C C C C C C C C C C	Z ⊢:	H >> L 000 A X A A A A A A A	2	NBSSR NBPSSR NAZ NSF STAPT STAPT STAPT
	A A A A A A A A A A A A A A A A A A A	A A A A A A A A A A A A A A A A A A A		X	MAMAMAMAMAMAMAMAMAMAMAMAMAMAMAMAMAMAMA



(PUT THIS REPEATED ENTRY (IN THE STACK	FOR ANOTH LAST F-F V HIS GATE A	IF S9 SEARCH FFDT FBR		EMATCHES ID WITH F-F ID ETWB DIGITS AT A TIME	EXTRACT LAST F-F-VALUE AND	TORE ABOV THER STAC	(LOAD THIS OPERATION (JUMP TO A ROUTINE TO DO IT (SIMULATION DONE NOW STORE RESULT
STRPT	0 B B C		L + 0 F	10 XXXX 10 10 10	0	+ + < a	D ← D. ←
$\Sigma \triangleleft X$	DUCKE:	$\alpha \in \Sigma \subseteq \alpha$	$\times$ $\square$ $\subseteq$ $<$	$\Gamma  ightarrow \Gamma  ightarrow X$	$PP \vdash P \times C$	Z 4 4 2	AACMAA ADAR ADAR TIN
		XXRT:				 Q. X. 90	3UTP:



	CFIND ALL BUTPUTS BF THIS CGATE AND STUFF THE RESULT INTO THE PROPER ANSW LBC.		ISAME ID FOUND		CANSWER IS STUFFED INTO TWO	CANSW LOCATIONS	CIF THIS SIMULATED A F-F	COETERMINE LEVEL OF OUTPUT	CAND SET OR RESET APPROPRIATELY
A A D	- F € +	(D) F <		N Z	• + 2 STACK 0	0.1 0.1 0.4 0.4 0.4 0.4 0.4	S C		AA1 AA2 GP SCH
Q Q X	POOL	$\bigcup_{i \in \mathcal{I}} \bigcap_{i \in \mathcal{I}} \bigcap_{$	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	A A A A A A A A A A A A A A A A A A A	$\mathcal{K}$ $\mathcal{C}$	X X X X X X X X X X X X X X X X X X X	4 4 4 4	00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	00000 A X T T X
	etsch:				۸ 1		A2: LFFCP:		**  -  -



[SAVE F-F DISPLAY C00RDS	90 17 NE	LATED RN TO RESP	GB GET NEXT TYPE BF	IMULATES AN AND GAT ETURN TO CALL	ESIMULATES AN BR GATE	CRETURN TO CALL
8 X I X W W W W W W W W W W W W W W W W W	0. n. m L L Z	N • N N − N − N − N − N − N − N − N − N	• W J Z Z 0 Z M Q W 2 Z M Q W 2 Z M Q W 1 Z M Q W W 1 Z M Q W		- <b>⊢</b> ∢ ∩	000 • 000 000 • 000 000 000 000 000 000 000
MAAMAN MAAMAN MAAMAN MAAMAN MAAMAN MA MAAMAN MA	< > < < < < < < < < < < < < < < < < < <	$\times \bot \subseteq \checkmark$	$\exists \Sigma \land \Sigma \Sigma$	0 X X X X X X X X X X X X X X X X X X X	< 2° 2° 0° <	
	• ຜ ຂ ວິ			SAND:	SGR.	



	CSIMULATES INVERTER CRETURN TO CALL	CIF BOTH INPUTS SET. UNDEF	CLOAD LAST F-F VALUE  CRETURN TO CALL  CONE OF THE INPUTS SET  CIF S +1 IS RESET TERMINAL  CTHEN STACK ALREADY 0. K.  CELSE STORE SET INPUT INTO	SET UNDEF.  RETURN.  SO CLEAR UN  RETURN.  RETURN.  SIMULATE TO
STACK SOR+1	STACK STACK STACK	AA NAA (	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	O
A N D D D D D	A SO O O O O O O O O O O O O O O O O O O	$\Sigma$ $A$	AMCLUMMAAAC AMCLUMAANAAA AMAANAAA AAAAAAA AAAAAAAAAAAAAA	2 A A A A A A A A C C C C C C C C C C C
	SINV:	S C S F F F F F F F F F F F F F F F F F	Z 0 0	SCSUD: SCSXT: STFF:



	BUT ALL BF LOWER	BE WORD EXCEPT F-F VALU						(ADD UP THE THREE INPUT LINES			BY ZERB SUM JUM	NPUT FB	AST F-F VALUE AND RET		(IS IT A SINGLE INPUT	NIMBOND NEWL FOR IT			ND BUT	THE ONE ENTR					ITS THE	[RESET AND	RETURN T				ITS A SET INPUT SO	SET TOP OF STACK		2
SMASK	TAC	MASK	1 A C C C C C C C C C C C C C C C C C C	ACK+	MASK	TAC	1 A O K	TAC	TACK+	S	STF	<b>∀</b>	TAC	1		1	TAC	$\sigma$	SP1	+	8	٦ 1	$\circ$	Z		-	$\vdash$	$\mathbf{q}$		7		$\vdash$	N T T T S	$\forall$
M A B B B B B B B B B B B B B B B B B B	DAR	Q (	$\Sigma$	Y Y	$\alpha$	$\Sigma$	Δ Ω	0	DA	$\Sigma$	٦	Q	$\frac{\Sigma}{\alpha}$	0	$\times$	d	Q	$\Sigma$	DA	4	$\sum_{i=1}^{n}$	DAR	DA	٦	$\overset{\times}{\alpha}$	2		Q	DA	٦	$\overset{\forall}{\cap}$	à	0	٧ ص

1STFF:

1 P N D :

SEND:



CGET LAST F-F VALUE CCOMPLEMENTED FOR STACK INTO THIS	SET UNDEF FL RETURN 19 CA SET UNDEF FL ILLESAL COMB	ESIMULATE U-K F-F ISIMULATE U-K F-F ISIMILAR TO CLEAR-SET IEXCEPT TWO INPUTS ARE	(SETS OR RESETS THE F-F
0011400 0011400 0014400 0014400 011400 011	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	. 00 000 0	+ + + + + + + + + + + + + + + + + + +
A X A D A X A A A A A A A A A A A A A A	$x \circ x \circ x \circ x \circ x$	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	A M M M M M M M M M M M M M M M M M M M
	STFUD:	S S S S S S S S S S S S S S S S S S S	ے بر ش م



ISO SET IN COMPLEMENT	FNS TABLEEXIT-FNS1	CRESET - FNS +	ENITUGE ROUTING	CRESET FNS PRESSED CSET ANFLG TO 2 CAND SET RESET FLAG	BOE EXIT PRESSE	CCLEAR ANFLG TO GO [TO MAIN DISPLAY MODE	
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	A A A B B B B B B B B B B B B B B B B B	A A A A A A A A A A A A A A A A A A A	- Z	. • W • X • X • X • X • X • X • X • X • X	Z • X • X • Z • Z • Z • Z • Z • Z • Z •	O ⊢ L X Z Z V Z	
MAMAMAMAMAMAMAMAMAMAMAMAMAMAMAMAMAMAMA	Σ000 Ω	00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	조 (L ) X (C ) X (C ) X	2 A A A A A A A A A A A A A A A A A A A	A A L 3 A A C C C C C C C C C C C C C C C C C C	A Z	7 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
: : : :	ANFUS.		ANULL:	AN.RST.	: LIXXA	CCONSTANTS ANFIG:0	7FLAG:0 CLRFG:0 C1:1 C7:7 C7:7 MASK1:7777 RXYM:0077700777 CPTR:0



CONSTANTS AND VARIABLES					TERROR DATA1					CLABLE OF INPUT CONNECTS				LIABLE OF BUTPUT CONNECTS				LTABLE OF UNRESOLVED DATA				CTABLE OF UNRESOLVED INPUTS	CAND BUTPUTS			
[M9RE							•09				4	• >			(	, 0			į	00				20.		
				C	) C	) O	REPEAT	0	E CONTRACTOR	0 (	O C U U U U U		FNON	0 (	: : : : : : :	T A L	Ш С С С	0	0	REPEAT	ა 2 2 0 ს.		0	REPEAT	0 2 7 0 L	というし
A P P P P P P P P P P P P P P P P P P P	00 00 00 00 00 00 00 00 00 00 00 00 00	BPTR:	ITFG:	STEG	2 3 4		٠			BAND				BANDO:				U.S.O.S.O.S.O.S.O.S.O.S.O.S.O.S.O.S.O.S.				URI				



CTABLE OF ANSWER VALUES	(BOTTOM OF DATA TABLES	CCOPY OF BAND TABLE FOR	CTABLE OF VALUES FOR CSIMULATION ROUTINES TO COPERATE ON		CTABLE OF SIMULATION ROUTINES		
	63•	4 • 0	10.			ABLES	
00	O R D E P E P E P E P E P E P E P E P E P E	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	О О О О О О О О О О О О О О О О О О О	0	8 88 88 88 88 88 88 88 88 88 88 88 88 8	TANTS AND VARIABLE	90
A N N N N N	BIAB:	8 A N D A S A S A S A S A S A S A S A S A S A	LASTK: Stack:	STKBT:		THERE CONSTAN	UNPPT: 0 LEVEL: 0 LEVER: 2220 LEVER: 7200 FENSK: 0



MD05=250004H [USER DEFINED INSTRUCTIONS



~ 0006 = 26000 € H ~ 0007 = 27000 € H ~ 010 = 30000 € H ~ 011 = 31000 € H ARO7 = 27100 € H

TERMINATE

(END BF ANALR (ANALYSIS MODE).....



TXPUNGE			
TITLE INTRO	TITE INTRO IFCER, IEOER, INFNS, IEXIT, NPAGE, IRITE	FINS, TEXIS PROGRE	AM IMPLEMENTS INTRODUCTION EDIRITE
NTRY PGTAB			
ACR01	P(A1, A2, A3, A4, A5	4, A5)	
	A1/BJK + ARL	B + A5/8/K +A3/8/K	JBJK +A4JB +0
	77	[ASCII CODE	DEFINITIONS
REPEAT ZZ,	m	N T N T N C N X N N N N N N N N N N N N N N N N	C.D.E.F.G.H.I.J.K.L.M.N.B.Q.Q.Q.R.S.T.U.V.W.X.Y.Z)
ф С С С	A X X A		
	ARMD	1×FLG	CCLEAR EXIT FLAG
	ARRD	レフコロ	
	MDARIF	IFCLR	KLBAD UP F/C PIVOT
	ARMD	77755	
	MD10'0'L1	61400JH	OS NO
	JPSR	2 L ₩	FNS
		SZLZ	
	MDAR	PAGE	LINDEX TO CURRENT PAGE
	MDAS + F	PGTAB	
	MDAR'A	MASK1	
	MDAE'L		
	MOAR	0	
	ARIRIF		
	ARMO	IARG	ISTURE PAGE ADDR IN IARG
	JPSR	IRITE	
ARG:		0	IGO WRITE THIS PAGE
	MOAK.N	ムアコロ	
	NAGO		
	MOAR		EXIT
	NAGO	\$DDEF	
	JUMP	CC	TELSE GO WRITE PAGE AGAIN



CEND 9F LIST HANDLER	FFRAME CLOCK HANDLER	COBNE WITH TEXT WRITE IND. RETURN RIGHT NO. OF F/C TICKS (NO. RETURN	T F/C COUNT SH INTERRUPTS AND FRRUPTS AND	ANY OTHER FINS, THEN FINDS	FLAGE PAGE	CCHECK AGAINST MAX PAGE NO. LIF EQUAL, THEN RESET PAGE
SAP	E C C C C C C C C C C C C C C C C C C C	> F O O F F O C C C C C C C C C C C C C C	F Z O F F F C C C C C C C C C C C C C C C C	NP+XXI	т × Ш X F X	P + P P P P P P P P P P P P P P P P P P
$\odot \Sigma \Sigma$	. ΔΣ 0 αΣ 0 α Ω Ω Η C	ΣΣ ΟΣΣ Ο ΣΟΟ Φ Ο Ο Ο Ο ΣΑΑΑΑΧ Ο ΣΑΑΑΚΑΧ Ο ΣΑΚΕΣ Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο	2 × 2 × 4 1 × 2	о о о о о о о о о о о о о о о о о о о	0 J 4 E J 0 D A E J 0 D A E 0 D A G 0	AAUUXAA AAUUXAA AAXAA AAXAA A
IEOLR:	IFCLR:		IFCVD:	 Ω ∠ ∠ ∠	T X B X A Q X B B B B B B B B B B B B B B B B B B	



100 N94	1.0 N ) 1 P ( T ) E C C C C C C C C C C C C C C C C C C	w ⊃ w €	TA SUBRBUTINE TO WRITE BUT
NPAGE INULL IPAGE TA	50); P(13; 60; L 40); P(13; 60; L 40); P(13; 60; L 40); P(11; 76; L No); P(11; No; L No); P(11; N		1817E C1 77735 14007H ITFLG IE9LR
OURR OURR AGE1 PAGE2 PAGE3		(111286 (401286) (101286)	DOUGHAND AND AND AND AND AND AND AND AND AND
INULL: OGTAB:	AGE1:	, A GE2 ;	K I I



```
CIRITE CONTINUED
                                                             RRETURN TO CALL
                                                                                                                                                                                                                                                                  (END OF INTRO (INTRODUCTION)
                                                                                                                                                                                          CUSER DEFINED INSTRUCTIONS
77736
-6000004H
                                   ITFLG
                  +14
                                                                      [CGNSTANTS AND VARIABLES IXFLG:0 DUNF:0 PAGE:0
        MOIC'A'L'
                                            UPAN
                                                                                                                                                                                                    MD06=26000JH
MD07=27000JH
                                                                                                                                                                                          MD05=25000JH
                                                                                                                                                                                                                      MD10=30000JH
MD11=31000JH
                                                                                                                                                                                                                                        AR07=27100JH
                                                                                                           ~AS<1:77777
                                                                                                                                                                                                                                                                   TERMINATE
                                                                                                                                      IFSAV:0
                                                                                                                                                       IFSET:2
PLIM:2
C1:1
                                                                                                                             ITFLG:0
                                                                                                                    ISAV:0
```



```
CCLEAR ALL DONE FLAG (FCLER)
(TO SKIP COMMANDS IN A MODE
                                                                                                                                                                                                                                                                                   CZERO MODE--MAIN DISPLAY CLOAD F/C PIVOT
                                                                                                                                                                                                                                                                                                                                                                                                                  EXRITES COMMAND DISPLAY
                                                                                                                                          (A.B.C.D.E.F.G.H.I.J.K.L.M.N.B.Q.Q.Q.R.S.T.U.V.W.X.Y.Z)
                                                                                                                                                                                                                                                                                                                                             CLEAR REFRESH FLAGS
                                                                                                                                                                                                                                                          CCLEAR FLAG T9 SKIP
                                                                                                                                                                                                                                                                      CORAWING INITIALLY
                                                                                                                                                                                                                                                                                                                                                                                                                                                            ISET UP L/P PIVOT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       CSHUT BFF AVG-1
            MODE
           TITLE LIL THIS PROGRAM IMPLEMENTS MAIN DISPLAY ENTRY LIL, DRDEF, LUPE, FCLER, EOLER, CADD, FCEND, DDEF
                                       ENTRY DDEFZ,CTAB,DRZ,DRLAB,DRW6N,TI,1DRL,2DRL,TRITE
entry atelr,arrow,twite,ntab
entry dr3,arg,arg2,dr4,1dr4,2dr4,3dr4,df1fg
                                                                                                0
                                                                                                                             [ASCII CODE DEFNS...
                                                                                              A1JBJK + A2JB +A5JBJK + A3JBJK + A4JB +
                                                                                                                                                                                                                                                                                                                                                                                                                                61420JH
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      17777JH
                                                                                                                                                                                                                                                                                                                                                                                                                                              LPHLR
77760
                                                                                                                                                                                                                                                                                                  FCLFR
77755
                                                                                                                                                                                                                                                          DF1FG
                                                                                                                                                                                                                                                                                                                                                                         ADFLG
                                                                                                                                                                                                                                                                                                                                             DFLG
Flg2
                                                                                                                                                                                                                                                                                                                                                                                       MODE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          TFLG
                                                                                                                                                                                                                                                                                       Mede
                                                                                                                                                                                                                                                                                                                                                                                                      ORE
                                                                                 P(A1, A2, A3, A4, A5)
                                                                                                                                                                                                                                                                                                                                                                                                                                M710'8'L;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       MD10'A'L;
                                                                                                                                                                                                                                                                        ARXO F
                                                                                                                                                                                                                                                                                                   MOARIF
                                                                                                                                                                                                                                                                                                                                ARXBIE
                                                                                                                                                                                                                                                                                                                                                                                                                                              MOARIF
                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ARX0 1F
                                                                                                                                                                                                                                            ARXB 1 F
                                                                                                                                                                                                                                                                                      ARMD
                                                                                                                                                                                                                                                                                                                  ARMD
                                                                                                                                                                                                                                                                                                                                                                                                                                                            ARMD
                                                                                                                                                                                                                                                                                                                                             A N M D D A N M D D
                                                                                                                                                                                                                                                           ARMD
                                                                                                                                                                                                                                                                                                                                                                                                     200
NG 00 P
                                                                                                                                                                                                                                                                                                                                                                         ARMD
                                                                                                                                                                                                                                                                                                                                                                                        MDAR
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ARMD
                                                                                                                                         IREPEAT ZZ,
                                                                                                                                                        227 = 222
222 = 222+1
EXPUNGE
TITLE LIL
                                                                                                                            227=101
                                                                                                                                                                                    FND1
                                                                                  MACR91
                                                                                                                                                                                                                                                                                                    DUEFZ
                                                                                                               ENDW
                                                                                                                                                                                                                                            111:
                                                                                                                                                                                                                                                                        DDEF
```



ISET IC BITS FOR LCG-1		CTURN ON LCG+1	EWAIT TO DRAW COMMANDS		CSKIT DORF TO DRAW			LIMIN DAMWA THE CIRCOLLS	TO THE TOWN TO DEFEND TO THE TABLE TO THE TA		SELECT PROPER PROGRA	RETURN	THE VALUE OF MOD			CRETURN TO DEFINE (LOGMM)			[RETURN TO CONNECT(CONCT)		A STREAM TO ANALYSTA	Z	SHOC HALLEGARDS WITH	ORAWING TO THE		ISEE IF TBLO IS EMPTY		LIF S9- DRAW F-F VALUES
77763 TB1-1	E9L	01	- • - • •	1+	$\perp \propto$	LG	DING	4 C C C C C C C C C C C C C C C C C C C	7 6	7	0	4	0		+	ഗ	-	+	$\cup$	m n	4 C A	( ←	-	a	777	\$TBL8	4	$\alpha$
MDIC'A'L;	$\Delta \Sigma$	101	I d		V V	2	مـــــــ کـــــ	-+ U	) <:	. Z	✓	1	2	$\times$	1	>	$\times$		∑_	MOXB - F	1 2	· >	- 2	<	Ω <	$\times$	5	2.
								ر بر خ	• CAHOA	•	JUMPR.					•							10 CCC					



	MDAR IF	#1816 16771	(SET PTR TO TOP OF TBLO
I UPF:	MOAR'X'I	2	
	MDAR'A'L!	i	GET VEXT TBL9 ENT
	MDAE'N'LY		CAND FIND GATE TYPE
	MDAS + F	ADD	
	ARMD	اللا اللا	
	MUAR • I	EMP1	
	MDAK'A'L!	777	GET DISP
	ARO7 1 F		IS GA
	M011	NSCAL	
	M006	<b>≻⊢</b> Z <b>I</b>	
	MOAR ! I	TEMP2	
	MOAE'L		
	MOOS	0	BAD EBV PIVBT WIT
	ARAD	775	LPROPER DRAW COMMAND
	MOAR*F	EBLER	BAD ESL PIVST
	ARKO	775	
	ARXB · F		
	ARXD	DFLG	
	$\Sigma$	77756	CTHIS INST STARTS DRAW
	Z WAUN	DFLS	
	NACO	• = 1	EXAIT TO FINISH
	A	2	
	M X C X	\$TBL9	TBLB COMPLETELY
	JPLS	LUPE	VEXT GATE IF
DRFFV:	3OAR F		S ROUTINE DRAKS TH
	ARMD	$\Sigma$	
DF VRT:	MUAR.	5	O,, OR (QUESTION MAR
	ΔX ΩX Φ	SFFDT	
	JPLS	•+5	
	dΣDD ΔΣDD	80	JUMP TO DRAW CO
	MOARTHII	F	F-F VALUES ALL DRAW
	MUAR.	7	
	JPLS	3	
	JUMP		



CSETS UP UNDEF VALUE	CSETS UP O OR 1 DRAW CGET COORDS FOR VALUE CDISPLAY CADD A FUDGE FACTOR	CTEXT-WRITE THIS VALUE	CTO DRAW THE LINES CENTERED IN THE CONNECT CMODE	CLBAD THE EBV PIVBT CDRAW THE CONVECTIONS	CSKIP CURSOR DRAW AND CSELECTED VECTOR REDRAW LIF NOT IN CONNECT MODE
7	FARG TEMP1 -100007 125077427	O - 0	614004H 614004H 1NTY #HDXY1 HSCAL E9LER	\$DATA1 77756 77756 0FLG •=1 800E	DREG
Σ Α Ο Σ Σ Σ Σ Σ Σ Σ Σ Σ Σ Σ Σ Σ Σ Σ Σ Σ	ARMO MODAR MODAR'I AROZ'F',	△ æ	2	A A A A A A A A A A A A A A A A A A A	ARXO F
3FT01:	SETXY:	FARG:	DRCON:		



REDRAW SELECTED LINE					CORAW THE CROSSHAIRS			CEXIT FROM THE DRAW MODE	THE LIL PART BE TH	FOREGROUND/BACKGROUND	つ - く と は し つ	CANFLS=0 OR 1, DO NOTHING		THE ANTHONE OF THE STATE OF THE	PT CHARACTERS	JUMP BUT IF NO LABEL	SNEAKY CLEARING OF FLAG		CSAVE THIS CARCBUNT TEMP			LIS THIS A C/R	
#C11	*DATA2 . 77756 77756	1 H 2 H 2 H 3 H 3 H 3 H 3 H 3 H 3 H 3 H 3	I	DFLG	DA	775	LL I	LG+	で と と と と と と と と と と と と と と と と に ら に ら	+2	$\sim$	$\propto$	DUNDA	- 0	ار الا کا الا کا	RLAB	CFL	$Z_{0}$	$\leftarrow$	CC	OHA	TO TO	201
A J	<b>-</b> - - - - - - - - - - - - - - - - - -	• < <	07	$\times \Sigma \triangleleft$	: : ທ		< <	2		_1 2	$\sim$	S	α C	× _	JX	Z	2	$\triangleleft$	Ω Σ.	$\triangleleft$	A K	$\times$	

DRCUR:

082:



CIF THIS IS THE FIRST CHAR DON T ACCEPT A CARRIAGE RETURN	CSELECT THE PROPER A/N FIELD CTO STUFF THIS CHAR INTO	CORIENT THIS CHAR FOR THE CPROPER A/N FIELD	ESTORE SHIFTED CHARACTER ESHIFT MASK TO CHAR POSIT	RESTORE NEW CHAR IN CT TEST IF LAST CHAR FOR THIS LABEL	ZE LI
N N N N	O MAS A S A S A S A S A S A S A S A S A S	O DR2LS &CHAR	S Z Z Z	R CABL R CABL	SIZIZITA COTTABULT COTTABU
A C C A A C C C C C C C C C C C C C C C	A D Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	<del>.</del> . ш и с к	2 A Z Z A Z 0	000000 EXARAXA 8000000	A A X A A A A A A A A A A A A A A A A A
	501:	DR2LS:			: 200



(RESTORE URD	CTEST END 9F URD TABLE		MP TO SET	F LABEL BUILD COMPLETE	XIT DRAW TO GET ANDTH	ABEL NEXT TIM				ISET UP PBINTERS IN URD		LARROW DRAW FLAG				TANFLG=2WRITE-INPUT LABELS				CANFLOSTINPUT VUMBS MSG					[ANFLG=6ANSWER MESSAGE			CGET ZEXT URD ENTRY		SEE IF LAS	ING IF		EBL BF THIS URD	SKIP ACCEPT INFO IF
2	4 H	() +	DR3		20	DRLAB	$\alpha$	2	Z N A Z	۵		R. 00 TT	もAととこの		•	3	ILAB	D R	-	X	3	Z	$\Omega$	-	20	3	2002	œ	800	3	SONOR	딦	4-4	20%L
0	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	JPLS	. ^	F DXXX	ARYD	JUMP P	~	MDAE'N	~	ARMD	ARXO F	ARMO	MOAR	MOX8 - F	SJan	S		2	$\times$	JPLS	(1)		5	$\times$	JPLS	(0)		MDAR'X	$\times$	9	d₩DD.	40	V C	i
							DRLAB:												••• Z ⋈					XANS:				10FL:				DWAGN:		



ISEE IF ARROW SHOULD BE DRAWN IADJUST DISPLAY COORDS FOR IARROW DRAW IDRAW ARROW AT PROPER POINT	CCHECK IF THIS IS AN BUTPUT (SET DIFFERENT DISPLAY COORDS (IF SO	IS DRAWS THE L	CORRESPONDS S URD ENTRY Umber Draw If Ing Labels	CTHIS DRAWS THE NUMBER
A M A M A M A M A M A M A M A M A M A M		CP9S CTAP CTAB ARB TRITE	N N N M M N N N N N N N N N N N N N N N	R R C C C
AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	A D D D A D D A D D D A D D D D A D	2 2242 2.10	444445	T (1) (1) 4
	20RL:	••	A R G	A B B B B B B B B B B B B B B B B B B B



COMPLETE IF SORETURN ENTERE HE LABELS HAVE	ACCEPTING NUMBERS ACCEPTING NUMBERS THIS SEGMENT CLEARS THE EGL BIT SET IN T URD ENTRY WHEN LABEL	CNOW USE EBL TO SHOW CA VALUE HAS BEEN ASSIGNED	CSET NUMBER FLAG LINCREMENT ANFLG TO 4 CCHECK RESET (FNS-4 CSTART ACCEPT NUMBS IF SET	H & O H & O H & H H &
	$0 + 0 \times 0 \times 0$	20000 100	)	
V T Z Z Z A 4	2 0 2 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1	SCOFOOR	XXXAVV	Σ Ο Σ Ο Α Σ Α Σ Σ Σ Ο Φ Ο Φ Ο Φ Ο Φ Ο Φ Ο Φ Ο Φ Ο Φ Ο Φ Ο Φ
DR3:	DR38.		DR3E:	₩ 4 ₩ ••



	STUGNI YAKNIR IGEDOK YINGI			CONLY ACCEPT BINARY INPUTS							IGET VUMERICAL CHARACTER					CSHIFT IT TO PROPER A/N FIELD							[MASK THIS DISPLAY NUMBER			NUMB IS THE ACCUM	ALUE IN BINARY	HIFT IT LEFT BNE	O ALLOW NEW INPUT	NTO LEAST SIG. DIGI	INARY VALUE BF THI	ISPLAY CHARACTER AN	TORE IT IN TNUMB LS
10R4 40R4	UC	+	D.R	0	9	4	11	MASK1		0			0	4	CHA			コスス	<b>BCMASK</b>	R4L			NTAB	NONZ I	NAAB	TNUMB	-		$\sum_{\Sigma}$	<b>SCHAR</b>	C1	$\frac{1}{2}$	<u>&gt;</u>
SAUC	X X X X X X X X X X X X X X X X X X X	SIGN	JUMP	MOXO + F	JPLS	MOAR	ຣ	MUAR • A	i.i	MUAR	~	MDAEIL	ARLS	ARMD	MOAR	0	NGGN	ARMD	$\Sigma$	Σ Ω Ω Ω	NOOR	~	MUAK.A.I	~	-	MOAR	ARLS	NGOD	ANYD	MUAR	MOARIA	~	ARMD
	1DR4:					DOR4:					-					JR4LS:									ð								



CCHECK IF LAST DIGIT		- U	アスクローエー	URD ENTRY		ISET UP A PTR IN URI TABLE		SEGMENT FINDS A	RESOLVED ENTRIES IN UR	RRESPONDING TO THIS UR	DRES			3	MATC	B. LODK AT NEXT U	S			ET ANSW ADDRESS TO BE ST	ACCUMULATED VALUE	TORE VALUE IN PROPER ANS			CHIX UP NEXT NTAB ENTRY AND				
⊕ C C C C C C C C C C C C C C C C C C C	1 A A	0 1	20	i Z		ίΩ Χ	LAIPT	Ω. <b>⊶</b>	$\stackrel{\square}{\vdash}$	2+•	n	URIPT	CY	Y (0	URDAD	n	Q.	O	0	€+÷	$\mathbf{Z}$		$\alpha$	2	V	V	1	# 0×0 1	$\alpha$
X X Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z	_	Σ Σ		_	MUAE'N	_		ZO⊅X•X	₩ D X D	JPLS	⊕ E E	XO∧N•I	UPAN	YOAK • A	Φ Χ Ω Σ	JPLS	MDARII	MOARIA	ARMO	ARMD	MOAR	0	UNAP	n	ANKO'X'I	Y	MDAS N. M.	70	AARD

30R4:



	MDARII	TURD	
	MOAKIDI		[SET EOL (CHECKED)
	ARMD!	20	
	MDAR!X	5	
	MOAE	NBC	ADD IN NUMBER
	MDAR'A	ASK1	RCUIT BUT
	MOX O	802	
	JPLS	ر +	HECK END BF U
	MDAR	V	FUR LUNDRENGE DE LE
	ARXBIF		ULATE
	ARMO	U	EXT PASS
	ARXO	$\frac{1}{2}$	LSE RET
	d MD D	$\bar{x}$	
4G0:	MOAR	#CO#	PATCHES UP
	MOAE'N	C1	IBINARY ENTRY AND
	ARMD	UU	
	UMP	C	ETURNS FOR NEXT NUMBE
ັນ:	MD X O X	TO.	NFLG = 5. THE
	JPLS	$\alpha$	AS BEEN CALCULATED
	MOAKIF	$\supset$	HIS SEGMENT FINDS
	MUARIN		BUTPUT (BIT 0
	MDAK!A	ASK	ET IN URI
	ARMD	DRSPT	
	ARXBIF		
	ARRD	DFL	
N5:	MOARIX	Ω. fU	CLBOK AT NEXT URI ENTRY
	MDXB	\$BTUR!	
	JPLS	+	
	MOAR	ANF	[ALL SEARCHED INCR ANFLG
	O M D	$\alpha$	
	MOAR!	RSP	
	UPAN	+	
	JUMP	2	OT CIRCUIT BUTP
	$\dot{\alpha}$	MASK1	
	MDAE'L		
	x	0	



CGET VALUE FROM ANSW CBASED ON URI POINTER CTHIS SEGMENT CONVERTS CEACH BINARY DIGIT IN THE CANSWER INTO DISPLAY FORM	(DISPLAY A ZERO OR ONE (FOR THIS DIGIT (THIS SEGMENT ORIENTS THE (DISPLAY CHAR FOUND ABOVE (INTO THE PROPER UTAB FIELD	CNOTHING TO DO HERE BUT CORAW ACCUMULATED TABLES LTRAP IF ANFLAG GREATER LHAN SIX LEND OF LIST HANDLER
ΛΟΣΟ Ο ΔΖ Η Ο Ο Ο ΔΣ Η Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο Ο	40 ZUK FZ	N N N N N N N N N N N N N N N N N N N
A A X X X X X X X X X X X X X X X X X X	CO COCCO COC	ΑΣΣΟΣΟΣΟ ΑΘΟΘΘΟΟΘΕ ΣΑΧΠΑΕΧΠΣΣΣ ΘΚΘΟΚΘΘΟΘΘΟ ΤΧΓ Χ Γ
20R5 ••	DR5LS:	DR6: EOLER:



OE (EXIT = MODE = AAV (MODE SET • R
AV [MBDE SEL••KEIURN AFIE
CHOCOPENE GARCANION
0.000 0
070001171 071040101
AV
AV [MODE SET . RETURN AFTE
AV [M8DE SET••RETURN AFTE
AV CMODE SET . RETURN AFTE
AV [MODE SET . RETURN AFTE
AV [MODE SET * * RETURN AFTE
AV [MODE SET.*RETURN AFTE
JE LEXII==MODE=4 AV [MODE SET••RETURN AFTE
DE [EXIT==MBDE=4 AV [MBDE SET••RETURN AFTE
DE CEXITMODE=4 AV [MODE SET.*RETURN AFTE
CEXIT MODE = 4 AV [MODE SET - * RETURN AFTE
CEXIT = MODE = 4  CEXIT = MODE = 4  AV
END [EXIT==M0DE=3 DE [EXIT==M0DE=4 AV [M0DE SET••RETURN AFTE
END [EXITMODE=3 DE [EXITMODE=4 AV [MODE SET.*RETURN AFTE
END (EXIT MODE = 3)  OE (EXIT MODE = 4)  AV (MODE SET ** RETURN AFTE
END CEXIT MODE = 3  OE CEXIT MODE = 4  AV CMODE SET RETURN AFTE
EXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  AV CMODE SET - RETURN AFTE
EXIT MODE = 3  EXIT MODE = 4  AV [MODE SET RETURN AFTE
4 2 5 5 5 5 6 6 6 7 1 6 7 1 1 1 1 1 1 1 1 1 1 1 1 1
ND (EXIT==M8DE=3) E (EXIT==M8DE=4) V (M8DE SET•*RETURN AFTE
4 2 END
TND (EXIT==MODE=3) (EXIT==MODE=4) (EXIT==MODE=4) (MODE SET++RETURN AFTE
FND (EXIT==M0DE=3) CEXIT==M0DE=4 CM0DE SETURN AFTE
4 4 2 5 5 5 5 5 5 6 6 6 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
SK1
SX1  4  EXIT MODE = 3  [EXIT MODE = 4  CEXIT MODE = 4  AV
SK1  4  EXIT MODE = 3  [EXIT MODE = 4  CEXIT MODE = 4  AV  [MODE SET - RETURN AFTE
SX1  4  EXIT MODE = 3  [EXIT MODE = 4  CEXIT MODE = 4  AV [MODE SET - RETURN AFTE
SK1  SK1
SK1 SK1  **  **  **  **  **  **  **  **  **
SX1 SX1 CEXIT MODE = 3 CEXIT MODE = 4 CEXIT MODE = 4 CMODE SET RETURN AFTE
SK1  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  CMODE SET RETURN AFTE
END  (EXIT MODE = 2  735  SK1  4  CEXIT MODE = 3  (EXIT MODE = 3  (MODE SET - RETURN AFTE
CEXITMODE=2  SK1  FEND  CEXITMODE=3  CEXITMODE=4  CEXITMODE=4  CEXITMODE=4  AV
CEXIT MODE = 2  735  SK1  FEXIT MODE = 3  FEXIT MODE = 4  FEXIT MODE = 4  AV
END CEXITMODE=2 735 5X1 6 CEXITMODE=3 CEXITMODE=4 CEXITMODE=4 CEXITMODE=4 CEXITMODE=4 CEXITMODE=4 CEXITMODE=5
EXIT MODE = 2  SK1  YAS  SK1  FEXIT MODE = 3  FEXIT MODE = 4  FEXIT MODE = 4  AV
SEND  (EXIT MODE = 2  735  5x1  (EXIT MODE = 3  (EXIT MODE = 3  (MODE SET - RETURN AFTE
EXIT MODE = 2  SK1  SK1  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 4  AV  CEXIT MODE = 4  CEXIT MODE = 4  AV
CEXIT MODE = 2  SK1  FND  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  AV
SEND (EXIT MODE = 2  735  SK1  (EXIT MODE = 3  (EXIT MODE = 3  (MODE SET - RETURN AFTE
EXIT MODE = 2  ZND  SK1  FEXIT MODE = 3  FEXIT MODE = 3  FEXIT MODE = 4  AV  FEXIT MODE = 4  FEXIT MODE = 4  AV
SEND  (EXITMODE=2  SK1  (EXITMODE=3  (EXITMODE=4  (MODE SET.*RETURN AFTE
SEND CEXIT MODE = 2  SK1  FEND FEND FEND FEND FEND FEND FEND FEND
SEND SK1  CEXIT MODE = 2  SK1  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 4  AV
SEND  (EXITMODE=2  SK1  (EXITMODE=3  (EXITMODE=3  (MODE SET.*RETURN AFTE
CEXIT MODE = 2  SEND  SK1  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  AV
735 777 38 28 500 CEXITMODE=2 584 4 4 500 CEXITMODE=3 CEXITMODE=3 CEXITMODE=4 500 CEXITMODE=4 500 CEXITMODE=4 500 CEXITMODE=4 500 CEXITMODE=50 CEXITMODE=
CEXIT MODE = 2  SK1  CEXIT MODE = 2  SK1  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 4  AV  CEXIT MODE = 4  AV
CEXIT MODE = 2  SK1  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  AV
235 777 777 88 88 88 88 88 98 98 98 98 98 98 98 98
DE 735 777 777 3 END END EEXITMODE=2 SK1 
SEND (EXIT MODE = 2  SK1  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 5  AV
CEXIT MODE = 2  CEXIT MODE = 2  SK1  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 4  AV
END (EXIT MODE = 1  735  735  735  735  735  8
TEXIT MODE = 1  SEND  SEND  CEXIT MODE = 2  SK1  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 4  AV
END  SK1  CEXIT MODE = 1  CEXIT MODE = 2  SK1  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 4  AV
EXIT MODE = 1  (EXIT MODE = 2  SK1  (EXIT MODE = 3  (EXIT MODE = 3  (EXIT MODE = 3  (EXIT MODE = 3  (MODE SET RETURN AFTE
END  (EXITMODE=1  735  777  SEND  (EXITMODE=2  SK1  CEXITMODE=3  (EXITMODE=4  CEXITMODE=4  AV
EXIT MODE = 1  (EXIT MODE = 2  2
EXIT MODE = 1  735  777  777  82  83  84  6EXIT MODE = 2  84  6EXIT MODE = 3  6EXIT MODE = 3  6EXIT MODE = 3  6EXIT MODE = 4  6 MODE SET RETURN AFTE
EXIT MODE = 1  (EXIT MODE = 2  23  27  28  28  28  28  44  44  44  44  44  44
EXIT MODE = 1  (EXIT MODE = 2  SK1  (EXIT MODE = 3  (EXIT MODE = 3  (EXIT MODE = 3  (EXIT MODE = 3  (MODE SET RETURN AFTE
END  (EXITMODE=1  735  777  SEND  (EXITMODE=8  (EXITMODE=8  (EXITMODE=8  (EXITMODE=8  (EXITMODE=8  (FEXITMODE=8  AV
EXIT MODE = 1  (EXIT MODE = 2  2
END  CEXIT MODE = 1  735  777  82  83  CEXIT MODE = 2  SK1  44  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  AV
END  CEXIT MODE = 1  CEXIT MODE = 2  SK1  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  AV
EXIT MODE = 1  CEXIT MODE = 2  SK1  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 8  AV
END  (EXIT MODE = 1  735  727  735  727  (EXIT MODE = 2  (EXIT MODE = 3  (EXIT MODE = 3  (EXIT MODE = 3  (MODE SET RETURN AFTE
END  (EXIT MODE = 1  23  777  SEND  (EXIT MODE = 2  SK1  (EXIT MODE = 3  (EXIT MODE = 3  (EXIT MODE = 4  (MODE SET RETURN AFTE
EXIT MODE = 1  (EXIT MODE = 2  SX1  (EXIT MODE = 3  (EXIT MODE = 3  (EXIT MODE = 3  (EXIT MODE = 3  (MODE SET RETURN AFTE
END  CEXIT MODE = 1  CEXIT MODE = 2  SX1  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 4  AV
END  EXIT MODE = 1  CEXIT MODE = 2  SK1  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  AV
END  CEXIT MODE = 1  CEXIT MODE = 2  SK1  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 5  CEXIT MODE = 4  CEXIT MODE = 5  CEX
END  EXIT MODE = 1  CEXIT MODE = 2  SK1  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 8  AV
EXIT MODE = 2  CEXIT MODE = 2  SK1  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 8  AV
END  (EXIT MODE = 2  3
TO APPROPRIATE VALUE  END  CEXIT MODE = 1  CEXIT MODE = 2  SK1  CEXIT MODE = 4  CEXIT MODE = 5  AV
TO APPROPRIATE VALUE  END  END  (EXIT MODE = 2  3
END  CEXIT MODE = 2  SK1  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  AV
CCCURED AND SETS MUDE  END  END  CEXIT MODE = 2  SK1  CEXIT MODE = 3  CEXIT MODE
CCCURED AND SETS MADE  ETA APPROPRIATE VALUE  END  EEXIT MADE = 2  SK1  EEXIT MADE = 3  EEXIT MADE = 4  EXIT MADE = 5  AV
CCCURED AND SETS MADE  END  CEXIT MADE = 1  CEXIT MADE = 2  SEND  CEXIT MADE = 2  SK1  CEXIT MADE = 3  CEXIT MADE = 3  CEXIT MADE = 3  CEXIT MADE = 3  CEXIT MADE = 4  CEXIT MADE = 5  CEXIT MADE = 4  CEXIT MADE = 5  CEXIT MAD
CCCURED AND SETS MODE  END  END  CEXIT MODE = 2  SEND  CEXIT MODE = 2  SEND  CEXIT MODE = 3  CEXIT
CCCURED AND SETS MODE  END  CEXIT MODE = 1  CEXIT MODE = 2  SK1  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 8  AV
CCURED AND SETS MODE  END  (EXIT MODE = 2  SK1  CEXIT MODE = 3  (EXIT MODE = 3  (EXIT MODE = 3  (EXIT MODE = 3  (EXIT MODE = 4  (MODE SET - RETURN AFTE
CCCURED AND SETS MADE  END  CEXIT MADE = 2  SEND  CEXIT MADE = 2  SK1  CEXIT MADE = 3  CEXIT MADE = 4  AV
CEXIT MODE = 2  CEXIT MODE = 3  CEXIT MODE
TASS (LIGHT PEN INTERPORT  PANDETS MODE  END  END  (EXIT MODE = 2  SK1  EXIT MODE = 3  (EXIT MODE =
TASS (LIGHT PEN INTERRUPT PEN OFTS MODE END SETS MODE END
TASS [LIGHT PEN INTERRUPT COCCURED AND SETS MODE END CEXIT MODE = 1  END [EXIT MODE = 2  SK1
TASS [LIGHT PEN INTERRUPT  COCCURED AND SETS MODE  END  CEXIT MODE = 2  SEND  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 5  CEXIT
TASS [LIGHT PEN INTERRUPT PEN OCCURED AND SETS MODE END [TO APPROPRIATE VALUE SEND [EXIT MODE = 2]  SEND [EXIT MODE = 3]  SK1  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 5  CEXIT MODE = 4  CEXIT MODE = 5  CEXIT MODE
TASS [LIGHT PEN INTERRUPT PEN OCCURED AND SETS MODE END [TO APPROPRIATE VALUE SEND [EXIT MODE = 2]  SEND [EXIT MODE = 3]  SK1  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 5  CEXIT MODE = 4  CEXIT MODE = 5  CEXIT MODE
TASS [LIGHT PEN INTERRUPT PEN OCCURED AND SETS MODE END [TO APPROPRIATE VALUE SEND [EXIT MODE = 2]  SEND [EXIT MODE = 3]  SK1  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 5  CEXIT MODE = 4  CEXIT MODE = 5  CEXIT MODE
TASS [LIGHT PEN INTERRUPT PEN OCCURED AND SETS MODE END [TO APPROPRIATE VALUE SEND [EXIT MODE = 2]  SEND [EXIT MODE = 3]  SK1  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 5  CEXIT MODE = 4  CEXIT MODE = 5  CEXIT MODE
TASS [LIGHT PEN INTERRUPT PEN OCCURED AND SETS MODE END [TO APPROPRIATE VALUE SEND [EXIT MODE = 2]  SEND [EXIT MODE = 3]  SK1  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 5  CEXIT MODE = 4  CEXIT MODE = 5  CEXIT MODE
TASS [LIGHT PEN INTERRUPT  COCCURED AND SETS MODE  END  CEXIT MODE = 2  SEND  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 5  CEXIT
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BENDER PEND IT BEND IT B
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BENDER PEND IT BEND IT B
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BENDER PEND IT BEND IT B
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BEND SETS MODE END LEXIT MODE = 1  END LEXIT MODE = 2  SEND LEXIT MODE = 3  LEXIT MODE = 3  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 5  AV
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BEND SETS MODE END LEXIT MODE = 1  END LEXIT MODE = 2  SEND LEXIT MODE = 3  LEXIT MODE = 3  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 5  AV
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BEND SETS MODE END LEXIT MODE = 1  END LEXIT MODE = 2  SEND LEXIT MODE = 3  LEXIT MODE = 3  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 5  AV
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BENDER PEND IT BEND IT B
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BENDER PEND IT BEND IT B
TASS [LIGHT PEN INTERRUPT PORT OF STAND SETS MODE SEND SEND SEND SEND SEND SEND SEND SE
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BENDER PEND IT BEND IT B
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BEND SETS MODE END LEXIT MODE = 1  END LEXIT MODE = 2  SEND LEXIT MODE = 3  LEXIT MODE = 3  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 5  AV
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BEND SETS MODE END LEXIT MODE = 1  END LEXIT MODE = 2  SEND LEXIT MODE = 3  LEXIT MODE = 3  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 5  AV
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BEND SETS MODE END LEXIT MODE = 1  END LEXIT MODE = 2  SEND LEXIT MODE = 3  LEXIT MODE = 3  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 5  AV
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BEND SETS MODE END LEXIT MODE = 1  END LEXIT MODE = 2  SEND LEXIT MODE = 3  LEXIT MODE = 3  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 5  AV
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BENDER PEND IT BEND IT B
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BENDER PEND IT BEND IT B
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BENDER PEND IT BEND IT B
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BENDER PEND IT BEND IT B
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BENDER PEND IT BEND IT B
TASS [LIGHT PEN INTERRUPT PORT OF STAND SETS MODE SEND SEND SEND SEND SEND SEND SEND SE
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BENDER PEND IT BEND IT B
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BEND SETS MODE END LEXIT MODE = 1  END LEXIT MODE = 2  SEND LEXIT MODE = 3  LEXIT MODE = 3  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 5  AV
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BEND SETS MODE END LEXIT MODE = 1  END LEXIT MODE = 2  SEND LEXIT MODE = 3  LEXIT MODE = 3  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 5  AV
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BEND SETS MODE END LEXIT MODE = 1  END LEXIT MODE = 2  SEND LEXIT MODE = 3  LEXIT MODE = 3  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 5  AV
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BEND SETS MODE END LEXIT MODE = 1  END LEXIT MODE = 2  SEND LEXIT MODE = 3  LEXIT MODE = 3  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 5  AV
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BENDER PEND IT BEND IT B
TASS [LIGHT PEN INTERRUPT PEND INTERRUPT PEND IT BEND SETS MODE END LEXIT MODE = 1  END LEXIT MODE = 2  SEND LEXIT MODE = 3  LEXIT MODE = 3  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 4  LEXIT MODE = 5  AV
T35 [LIGHT PEN INTERRUPT  CCCURED AND SETS MOD  END  CEXITMODE = 2  CEXITMODE = 3  CEXITMODE = 4  CEXITMODE = 4  CEXITMODE = 4  CEXITMODE = 5  AV
T35 [LIGHT PEN INTERRUPT COCCURED AND SETS MOD END CEXIT MODE = 1  CEXIT MODE = 2  SK1  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 5  CEXIT MODE = 4  CEXIT MODE = 5  CEXIT MODE
T35 [LIGHT PEN INTERRUPT COCCURED AND SETS MOD END END CEXIT MODE = 1  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 4  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 3  CEXIT MODE = 4  CEXIT MODE = 5
CEXIT MODE = 2  CEXIT MODE = 3  CEXIT MODE
CEXIT MODE = 2  CEXIT MODE = 3  CEXIT MODE
CEXIT MODE = 3  (EXIT MODE
T35  [LIGHT PEN INTERNUPT  COCCURED AND SETS MBD  CTO APPROPRIATE VALUE  CEXIT MBDE = 2  CEXIT MBDE = 3  CEXIT MBDE = 3  CEXIT MBDE = 3  CEXIT MBDE = 4  CEXIT MBDE = 5
T35  [LIGHT PEN INTERNUPT  COCCURED AND SETS MBD  CTO APPROPRIATE VALUE  CEXIT MBDE = 2  CEXIT MBDE = 3  CEXIT MBDE = 3  CEXIT MBDE = 3  CEXIT MBDE = 4  CEXIT MBDE = 5



FRAME CLOCK HANDLER	REFRESHES EVERY FSET TICKS	CIF ALL FIGURES DRAWN	i i		CAND PROPER NO. OF TICKS		[SET ALL DONE FLAG (REFRESH)				UNFREEZE INTERRUPTS, CLEA	INTERRUPT AND	A SUBRBUTINE FOR WRITIN	TEXT BLBCKS USING AVG1	BUTPUT FOR X Y POSITI	ASSUMES XY DESIRED IS	DESTINATION													CTURN ON IC 26 AND 27		
0	SA	F 67	E CO	SET	FZU	U	DFL		$\zeta$	BSAV		FCLER	•	TRITE	<b>-</b>	773	61400JH				OLE E	775	9		E	TEL	773	/	776	77 411		
Σ	Γ 4 ;	< <	Z	V	$\times$	S	3.	- 0×	Σ	<	n	>	2	A A	V	2	101	$\times$	2	$\Sigma$	$\triangleleft$	5	$\circ$	43	<	<	3	10.	IC	-	A A A	⋖
FCLER:										FOEND:			TRITE																			



	MDIC'A'L'	*14	G1 A
	MOINTX		JAN TO CALL
TWITE:	Q X D D	•	TES TEXT BLOCK
	MDAR!	TWITE	ILAR TO TRITE B
	XOAE → N	-	JYES XY PBS
	A X X X X X X X X X X X X X X X X X X X	773	INCLUDED IN TEX
	MD1018161	140041	
	ANXO+F		
	ARMO	1	
	MOAR . F	니 III H	
	<b>Α</b> ΣΩ ΣΩ	77736	
	MD10'A'L;	600	
	MD IC'A'L'	4-4	
	MDIC:9'L;	10	27 NOT TURNED B
	Z · X A O X	L	USING AVG1
	NAT	l ← 1	R XY PESITIONI
	MDIC'A'L'	4-4	
	X Y Y C	TWITE	
ATELR:	Ø∑00 Ø∑00	•	LIEXT END BF LIST HANDLER
	ARMO	SA	
	ARMOTO	TFLG	
	MOAR	SA	
٠	I . dwor	t.d 	
CCANSTANTS	AND VARIABLESI		
FCNT:0 FSET:2			

FCNT:0 FLG2:0 DFLG:0 ADFLG:0 TFLG:0 TEMP1:0 ASAV:0



```
P(37,0,0,77,1) [UNDEFINED F-F VALUE
P(37,10,0,60,1)
P(37,10,0,61,1)
[SNE(SET)F-F VALUE
                                                                                                                                0
                                HSCAL: 377777H
                        NSCAL: 5770JH
                                                                    MASK1:77777
                                         INTY:20000
                                                                             URLP:0
FUDGE:2200
                                                                                             FUDGY:0
FUDGN:600
                                                                                                                                                                                            ARPEG:0
                                                                                                                                                                                                             URFLG:0
                                                                                                                                                                           UNFLG:0
                                                                                                                                                 TNUMB:0
                                                                                                                                                          URDAD:0
                                                                                                                                                                   URIPT:0
                                                                                                                                                                                                                                                         DF 1FG:0
TSAV:0
LSAV:0
                                                                                                                       TURD:0
                                                                                                                                                                                    CP98:0
               MADE:0
                                                                                                                                        D1320:0
                                                                                                                                                                                                                                        DIST:0
                                                                                                                                                                                                                                                                 URDEF
                                                                                                                                                                                                                                                 C7:7
```



CTABLE OF DATA SETS FOR CDRAWING THESE GATES [LOCATED IN LOGMM]	CBIT SHIFT TABLE FOR DISPLAY	CCHARACTER DISPLAY TABLE CPRE-LBADED WITH SIZE AND CEND 3F LIST	INUMBER DISPLAY TABLE ISIMILARLY PRE-LOADED	CTEXT BLOCKS TO DRAW (COMMAND WORDS			
6 6 8 8 8 8 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	* * * * * * * * * * * * * * * * * * *	о п п п п п п п п п п п п п п п п п п п	1100100000 REPEAT 1100100000 EVDR	(11,24,13, (23,23,37, (D.,E.,F.)	(11,56,0,0 (C.,9.N.)	(A . N . A . Y . Y . Y . Y . Y . Y . Y . Y . Y	04011100000000000000000000000000000000
CADD:	<b></b>		** 8 4 F 2	E E E E E E E E E E E E E E E E E E E	TB2:	٠. د د	TB4:



C000100000 [A DUMMY MBVE COMMAND 11001	P(55,55,76,0,1) P(11,56,13,90.) P(11,56,13,90.) P(1.,1.,1.,2.,1.)	P(A,B,B,E,L,) P(S,0,0,0,1) P(11,56,13,90,) P(I,N,P,U,) P(I,1,72,0)	P(V, A, L, U) P(E, S, O, O, 1) P(11, 56, 13, 90.) P(23, A, N, S, ) P(W, E, R, O, 1)	CUSER DEFINED COMMANDS	FEND BE LIL (MAIN DISPLAY MBDE)
MOVIT:	ILAB:	Σ Ω Ζ	ANSR.	XD05#250004H MD07=260004H MD07=270004H	MD11=310004H ARO7=271004H



## LIST OF REFERENCES

- 1. Educational Aids in Engineering, American Society for Engineering Education, March 1955.
- 2. Hauer, J. F. and Syms, G. H., "Digital Machine Simulation Programs in Electrical Engineering Education," <u>Proceedings of Purdue 1971</u>
  Symposium on Applications of Computers to Electrical Engineering Education, p. 155-163, 26-28 April 1971.
- 3. Johnson, C. I., "Princples of Interactive Systems," IBM Systems Journal, v. 7, p. 147-173, 1968.
- 4. Licklider, J. C. R., "Man-Computer Symbiosis," <u>IEE Transactions on Human Factors</u>, HFE-1, p. 4-11, March 1960.
- 5. Coons, S. A., "An Outline of the Requirements for a Computer-Aided Design System," AFIPS Conference Proceedings, Spring Joint Computer Conference, p. 299-304, 1962.
- 6. Sutherland, I. E., "Sketchpad A Man-Machine Graphical Communication System," <u>AFIPS Conference Proceedings, Spring Joint Computer Conference</u>, p. 329-346, 1962.
- 7. IBM Report 1620-EE-02X, 1620 Electronic Circuit Analysis Program (ECAP), 1965.
- 8. Schroer, B. J., "Expanded Capabilities of CSMP Graphics of the IBM 1130 Digital Computer," <u>Simulation</u>, v. 14, p. 205-214, May 1970.
- 9. Katzenelson, J., "AEDNET: A Simulator for Nonlinear Networks,"
  Proceedings of the IEEE, v. 54, p. 1536-1522, November 1966.
- 10. Dertouzos, M. L., "CIRCAL: On-Line Circuit Design," Proceedings of the IEEE, v. 55, p. 637-654, May 1967.
- 11. Dertouzos, M. L., "An Introduction to On-Line Circuit Design,"

  Proceedings of the IEEE, v. 55, p. 1961-1971, November 1967.
- 12. Skinner, B. F., The Technology of Teaching, Appleton-Century-Crofts, 1968.
- 13. Silvern, G. M. and L. C., "Programmed Instruction and Computer-Assisted Instruction--An Overview," Proceedings of the IEEE, v. 54, p. 1648-1656, December 1966.
- 14. Shannon, C. E., "A Symbolic Analysis of Relay and Switching Circuits," Transactions of the AIEE, v. 57, 1938.
- 15. Adage Graphics Terminal, <u>Systems Reference Manual</u>, Adage Inc., Boston, Mass.



- 16. Baskin, H. B. and Morse, S. P., "A Multilevel Modeling Structure for Interactive Graphic Design," IBM Systems Journal, v. 7, p. 218-228, 1968.
- 17. Williams, R., "On the Application of Graph Theory to Computer Data Structures," Advanced Computer Graphics, Economics, Techniques and Applications, Green, R. E. and Parslow, R. D., eds., p. 775-801, Plenum Press, 1971.
- 18. Busacker, R. G. and Saaty, T. L., Finite Graphs and Networks: An Introduction with Applications, McGraw-Hill, 1965.



## INITIAL DISTRIBUTION LIST

		No.	Copies
1.	Defense Documentation Center Cameron Station		2
	Alexandria, Virginia 22314		
2.	Library, Code 0212 Naval Postgraduate School Monterey, California 93940		2
3.	Assoc Professor G. A. Rahe, Code 52 Ra Department of Electrical Engineering Naval Postgraduate School Monterey, California 93940		1
4.	LT Robert Lee Johnson, Jr., USN 26 Tremont Street Penacook, New Hampshire 03301		1



Security Classification							
DOCUMENT CONT	ROL DATA - R &	L D					
(Security classification of title, body of abstract and indexing a	ennotation must be e						
1. ORIGINATING ACTIVITY (Corporate author)			CURITY CLASSIFICATION				
Naval Postgraduate School			lassified				
Monterey, California 93940		2b. GROUP					
3. REPORT TITLE							
Interactive Logic Laboratory							
4. DESCRIPTIVE NOTES (Type of report and inclusive dates)							
Master's Thesis; June 1972							
5. AUTHOR(5) (First name, middle initial, last name)		<del></del>					
Robert Lee Johnson, Jr., Lieutenant, Unite	d States Nav	У					
6. REPORT DATE	7#. TOTAL NO. OF	PAGES	7b. NO. OF REFS				
June 1972	128		18				
BA. CONTRACT OR GRANT NO.	98. ORIGINATOR'S	REPORT NUME	3ER(5)				
b. PROJECT NO.							
c. 9b. OTHER REPORT NO(5) (Any other numbers that may be a							
	this report)						
d.							
10. DISTRIBUTION STATEMENT							
Approved for public release; distri	bution unlim	ited.					
11. SUPPLEMENTARY NOTES	12. SPONSORING M						
TO SOLVE COMENTANT NOTES							
		tgraduate Californi					
	Monterey,	Calli Offi.	14 93940				
13. ABSTRACT							
This thesis documents an investigation	n into the v	se of a co	omputer graphics				
terminal to demonstrate the basic concepts	of logical	design. [	The areas of				
computer-assisted instruction, computer gr	aphics, and	computer-a	aided design are				
reviewed prior to the discussion of the cr	eation of th	e INTERACT	TIVE LOGIC LAB-				

ORATORY. The program is implemented on the Adage Graphics Terminal - 10 (AGT-10) of the Naval Postgraduate School Computer Laboratory.

The main emphasis of the program discussion is on the degree of interaction achieved by the program and its possible use as a learning aid for students of basic logical design courses. A bipartite graph is used to depict the network topology of the logic circuit and the program is quite successful in the simulation of simple logic circuits.

DD FORM 1473 (PAGE 1) S/N 0101-807-6811

127

Security Classification




- Security Classific	ration	-					
	KEY WORDS	ROLE	W T	ROLE	NK B	ROLE	VK C
					T	NOCE	
KEY WORDS Interac	ctive Computer Graphics						
Compute	er-aided design						
Compute	er-assisted instruction						
Biparti	ite graph						
Logic o	circuit design			-			
			<u> </u>				
	•						
				00			
				-			
					i		

) FORM 1473 (BACK)

128





thesJ628
Interactive logic laboratory.

3 2768 001 02691 7
DUDLEY KNOX LIBRARY